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ABSTRACT
	
  
There is an increasing demand for energy as a result of industrial development and
rapid growth in global population. To date, most energy supply comes from traditional
sources like coal and gas, which are nonrenewable energy sources. The combustion of
fossil fuels produces greenhouse gases and pollution, which deteriorates our ecosystem.
Extensive attention and research has been given to the development of renewable energy
sources, including solar, wind, tides, geothermal heat, hydroelectricity, thermoelectricity
and et al.
Thermoelectric (TE) applications can be categorized mainly into power generation
and cooling operation utilizing Seebeck and Peltier effects, respectively. The further
development of TE devices is limited by the low TEG efficiency and the low cooling
coefficient of performance due to the limitation of the material figure of merit (ZT). In the
1990s, the advent of low dimensional (quantum well and quantum wire) thermoelectric
systems triggered the breakthrough of improved ZT via two basic mechanisms: 1)
increased density of states near Fermi level, and 2) deceased thermal conductivity by
increased phonon scattering at material boundaries [1], [2]. Despite theoretical and
experimental success using low dimensional TE systems reported by different
universities or laboratories, the efficiency and coefficient of performance of
commercially available bulk thermoelectric devices remain at a mere 5%-10%.
The Silvaco Inc. device simulator (ATLAS) is used to explore the physics and
evaluate the performance of quantum well TE devices on single crystalline silicon-onglass (SiOG). Owing to the distinguish features of SiOG substrate, including lower
ii	
   	
  

thermal conductivity, microfabrication compatibility, good template for QW layers
epitaxially grown atop, Corning Incorporated are especially interested in Si/SiGe
quantum well thermoelectrical devices for automobile waste heat recovery application.
In this thesis, model adjustments were implemented to calibrate bulk Si & SiGe
parameters, and capture the electrical and thermal effects from quantum-sized
dimensions. Design parameters, which optimize the thermal power and ZT for n- and ptype Si/SiGe QW structures were established. The electrical and thermal parasitic effects
from SOI and SiOG to QW layers were studied. Moreover, equivalent circuit model was
developed which demonstrates the performance advantage of SiOG as a low-loss
substrate.
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CHAPTER 1
INTRODUCTION
1.1 Motivation for TE Advancement
Thermoelectric application for energy harvesting is based on the Seebeck effect,
where heat is converted directly into usable electricity. The Seebeck effect is widely
utilized in two main applications: radioisotope thermoelectric generators (RTG) as power
sources in remote space missions and automotive thermoelectric generators (ATEG) for
engine waste heat recovery [3].
In general, TE devices possess high sustainability and longer lifetime offer solid-state
cooling and heating and are environmental-friendly; however, the low efficiency in
conventional TE bulk devices has inhibited further advancement of thermoelectric
performance. The figure of merit (ZT), the indicator of thermoelectric performance, of
bulk materials hovered around one at room temperature before the breakthrough of ZT
utilizing quantum well structured TE in the early 1990s [4-5]. Since then, intensive
research interest was aroused for experiments and modeling on low dimensional TE
materials.

	
  

1

1.2 Potential Applications for Silicon-on Glass
Over the past several years, Corning Incorporated has collaborated with Rochester
Institute of Technology on modeling, process development and characterization of a low
temperature thin film transistor on SiOG substrate. Those research activities have led to
great successful and promising outcomes [6-8].
Corning Incorporated invented SiOG substrate technology where single crystal
silicon thin film is transferred from a bulk wafer onto a glass [8]. First, the Si wafer is
implanted hydrogen ions followed by clean and prebonded of both Si wafer and glass.
Next silicon wafer and glass are bonded by simultaneous applications of voltage and heat.
During the bonding process, the silicon thin film exfoliates at a depth controlled by the
energy of hydrogen ion implantation [8], which results in thin film silicon bonded onto
glass, and the remaining bulk Si wafer. With expertise on the manufacture of SiOG for
flat panel display application, Corning Incorporated is still seeking potential applications
for SiOG and is especially interested in exploring thin-film quantum wells (QW) on
SiOG for automobile waste heat recovery applications. The potential advantages of lowdimensional thermoelectricity are attributed to the realization that: 1) size quantization
effects can increase Seebeck Coefficient while not degrading density of state (DOS) and
as a result electrical conductivity [1]; 2) thermal conductivity decreases due to increased
scattering at material boundaries. In contrast, bulk thermoelectric materials face the
dilemma of the compromised relationship between Seebeck coefficient and electrical
conductivity as well as high bulk thermal conductivity.
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1.3 Goals and Objectives of Study
To better understand the physics of thermoelectric devices and to provide the
direction for thin-film QW thermoelectric structures grown on SiOG (or SOI) substrates,
the following objectives will be accomplished in this work:
•

Simulate and optimize QW TE structures
o Investigate strain effects on QW TE layers
o Simulate various barrier/well thickness, barrier concentration and Si/Ge ratio
o Investigate temperature dependent thermoelectric behavior

•

Investigate both electrical and thermal parasitic effects that are substrate
dependent (e.g. SOI or glass).

•

Develop a RC distributed model for thermoelectric modules for interpretation of
experimental TE measurements.

1.4 Arrangement of document
In Chapter 2, the physics behind thermoelectricity and the basic TE parameters will
be introduced including Seebeck coefficient (S), power factor (S2σ), efficiency (η) and
figure of merit (ZT) of TEG. While analyzing each component of ZT, the advantages of
low-dimensional TE materials as well as the dilemma of bulk counterpart will be
revealed.
In Chapter 3, the methodology and physical models involved in ATLAS device
simulator will be presented. Then Si/SiGe energy band structure with the strain effect
taken into account will be discussed, followed by the description of simulation structure
and parameter extraction strategies.
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In chapter 4, Seebeck coefficients at room temperature were simulated on both bulk
n- and p-type Si and SiGe alloy and simulation results will be compared to the
experimental counterparts. Based on the comparison, input model parameters will be
corrected and implemented on QW simulations at 300K using the methodology discussed
in chapter 3. QW thermoelectric parameters (S, σ, S2σ and ZT) as a function of well
thickness (tW), barrier thickness (tB), barrier doping concentration and Ge ratio will be
simulated and parameters optimization was discussed based on the simulation results.
In Chapter 5, thermoelectric behaviors over the temperature range from 300 to 900K
will be presented and discussed.	
   In Chapter 6, the equivalent circuit of TEG was
introduced followed by the discussion of system requirements from electrical and thermal
aspects. Then, the electrical and thermal parasitic effects from SOI and SiOG substrate
will be characterized using parallel conductor models. Chapter 7 contains summary and
extension of this study. 	
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CHAPTER 2
THEORY OF THERMOELECTRIC PHENOMENA
In Chapter 2, the basic principles of thermoelectrics will be introduced including
Seebeck effect, efficiency (η) and figure of merit (ZT) of TEG. For waste heat recovery
application, heat from vehicle engine and exhaust is used as heat source while the cooling
source is usually the engine coolant and vehicle radiator. With about 350 °C temperature
differential, TEG’s efficiency greater than 10% is desired which requires ZT about 1.25
to increase mileage up to 10% [10]. However, when attempting to optimize ZT using
conventional bulk materials, ZT hovers ~1. The inherit compromise of bulk material will
be presented followed by the electronic transport of different dimensional thermoelectrics,
from the comparison of which the advantages of using low-dimensional systems (2Dquantum well and1D-quantum wire) will be revealed.
2.1 SEEBECK EFFECT
The Seebeck effect was first discovered by the German physicist Thomas Johann
Seebeck in 1821 and describes the thermoelectric phenomena that when a temperature
difference is maintained between two dissimilar metals or semiconductors at open circuit
condition, there will be a steady-state electrostatic potential difference between the highand low- temperature region. The basic thermoelectric circuit is demonstrated in figure 1
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where two different materials A and B, with Seebeck coefficient of Sa and Sb, are
connected so that one junction is at temperature T1 and the other junction is at
temperature T2≠T1.

Figure 1. Basic thermoelectric circuit of Seebeck effect

The TE voltage can be derived from:
(2.1)

In case of small temperature difference so that Sa, Sb can be treated as temperature
independent, the measured TE voltage under open circuit condition can be approximated
to [9]:
(2.2)
where the Seebeck coefficient S of the material is positive for p-type and negative for ntype semiconductors and (Sa - Sb) is the differential Seebeck coefficient between material
A and B. Note that for a single material, the absolute value of S is relative to a
superconductor for which S=0. The corresponding thermoelectric field is written as [9]:
(2.3)
When a temperature difference is applied, charge carriers either holes in p-type or
electrons in n-type semiconductor, migrate from the hot to cold side, leaving the
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immobile ionic charge behind. The charge separation creates a Seebeck electromotive
force (EMF) and will eventually cease when both thermal and electrical equilibrium are
achieved. The configuration of typical pn Seebeck thermal couples were demonstrated in
figure 2, where n- and p- type semiconductor thermal pellets were connected by
conductors with one side fixed to heat source and the other side attached to heat sink and
the open circuit voltage is the Seebeck voltage.

Figure 2. The configuration of typical pn Seebeck thermal couples where n- and p- type semiconductor
thermal pellets were connected by conductors with one side fixed to heat source and the other side attached
to heat sink and the open circuit voltage is the Seebeck voltage.

2.2 TEG EFFICIENCY
Utilizing Seebeck effects, TE elements can be configured into thermoelectric
generators. For practical power generation applications, usually numerous alternative pand n-type semiconductor pellets are connected electrically in series and thermally in
parallel for the purpose of obtaining high voltage output and large heat flow as illustrated
in figure 3 [10]. High thermal but low electrical conductivity ceramic materials are used
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as encapsulation of TEG to improve the heat sink efficiency and relieve mechanical
stress.

Figure 3. The configuration of thermoelectric generators where a large number of alternative p- and n-type
semiconductor pellets are connected electrically in series and thermally in parallel for the purpose of
obtaining high voltage output and large heat flow [10].

TEG efficiency is used to characterize and evaluate the performance of power
generation devices, and is defined as the ratio of power provided to the external load over
the heat energy absorbed at the hot junction. Under optimized load conditions, the
maximum efficiency can be expressed as [1]:

	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  	
  
(2.5)
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where Thot, Tcold, ΔT and ZT are the temperature of hot and cold side, temperature
differences between these two sides and material figure of merit which will be discussed
more in section 2.3. Figure 4 plots TEG efficiency versus temperature differences at
various values of ZT with TC fixed at 300K. Larger temperature difference gives rise to
higher device efficiency. For a given temperature difference, the larger ZT the higher the
efficiency. As ZT goes to infinity, efficiency approaches to the ideal Carnot efficiency
limit. For vehicle waste heat recovery applications, the temperature differential is usually
about 350°C; therefore, improved efficiency can be realized by increased ZT.

Figure 4. Calculated TEG efficiency versus temperature differences at various ZT values

The maximum TEG efficiency of commercial available TEG is only around 5-10%
[10], limited by ZT of the material. Consequently, ZT greater than 1.25 is demanded in
order to achieve high efficiency and better device performance.	
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2.3 FIGURE OF MERIT (ZT)
The efficiency of power generation and performance of thermoelectric cooling
depend on the dimensionless thermoelectric figure of merit (ZT) which is described as:
(2.6)
where S is Seebeck coefficient or thermal power, σ is electric conductivity, κ is thermal
conductivity and T is the absolute average temperature. It is obviously observed from
equation (2.6) that large S and σ along with small κ give rise to high ZT.
Figure 5 demonstrates the material compromise when attempting to optimize the
carrier concentration for the maximum ZT in bulk materials. As the carrier concentration
increases, both electrical conductivity and electronic thermal conductivity increase since
there are more carriers to transport electron charges and heat energy; whereas Seebeck
coefficient decreases because as the materials become too electrically and thermally
conductive, less temperature gradient can be maintained to create potential difference.
Usually, the maximum ZT of bulk material is achieved in the range of 1019 to 1020 cm-3
doping level. Currently, bulk materials with the highest ZT are Bi2Te3 alloy with ZT≈1 at
300K [11].
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Figure 5. Thermal and electrical parameters as functions of carrier concentration in bulk materials

2.3.1 ELECTRICAL CONDUCTIVITY (σ )
For semiconductors with both electron and holes as carries, the electrical conductivity
is given as:
(2.7)
where n, p, µn, µp and q are electron and hole concentration, electron and hole mobility
and electron charge respectively. If n>>p or p>>n, σ can be approximate as nqµn or pqµp.
Mobility is determined by carrier effective mass and scattering mechanisms and can
be expressed using the simple case as [12]:
(2.8)

where m∗,τ, λe and υ are the effective mass, carrier mean free time, mean free path and
group velocity taking different scattering processes into account. As n increases, even
though µ decreases as τ and λm decrease, the σ increases since the influence of n
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dominates over µ in equation (2.7). Also smaller m*gives rise to larger µ. Based on
equation (2.7) and (2.8), material of high carrier concentration and small effective mass
materials results in larger σ.
2.3.2 THERMAL CONDUCTIVITY (κ )
Thermal conduction is carried out by both charge carriers and phonon vibrations.
Thermal conductivity includes contributions from both electronic thermal conductivity
(κe) and lattice thermal conductivity (κl) [1, 2, 13]:
(2.9)
Electronic thermal conductivity (κe) originates from heat transfer by electrons and
holes and is related to electrical conductivity (σ) through the Wiedemann-Franz law [1, 2,
13]:
(2.10)
where the Lorenz number L0 is 2.4 × 10–8 (J2 K–2C–2) for free electrons in vacuum and in
solids where electrons undergo only elastic collisions. An increase in carrier
concentration results in an increase of electrical conductivity as well as electronic thermal
conductivity.
On the other hand, lattice thermal conductivity (κl) stems from phonon transferring
heat and can be expressed as the product of the specific heat Cp, the phonon velocity υφ
and the phonon mean free path λφ [1, 2, 13]:
(2.11)
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Equation (2.11) is quite complicated to solve since it needs to calculate a spectrum of
phonon with a large variety of frequency and mean free path as well as different
scattering mechanisms [13]. As the carrier concentration increases, κe will exceed κl and
become dominating component of κ.
2.3.3 SEEBECK COEFFICIENT (S)
For metals and degenerate semiconductors, the relationship between Seebeck
coefficient and carrier concentration can be described by simple electron transport model
(parabolic band, energy-independent scattering approximation) as [13]:
2k B2 * π 2/3
S=
m T( )
3q 2
3n
where kB is Boltzmann constant and

(2.12)

is the reduced Plank constant. For material with

certain m*, S is inversely proportional to n.
2.3.4 DESIGN TRADEOFF OF ZT IN BULK THERMOELECTRICS
The dilemma of increasing ZT results from the fact that an increase of Seebeck
coefficient leads to simultaneous decrease of electrical conductivity (σ) and an increase
in electrical conductivity (σ) causes an increase in electronic thermal conductivity (κe).
Thus one cannot obtain maximized ZT from increased S, σ and decreased κe
simultaneously by simply tuning the carrier concentration.
Another inherent material conflict stems from effective mass (m*) since large S
requires materials to have large m*, which nevertheless yields to low mobility and
therefore small electrical conductivity (σ). Therefore, there is a compromise between
large effective mass and high mobility.
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The significant enhancement of ZT is realized by the introduction of low-dimensional
TE with the benefit of two basic mechanisms [1-2]: (1) an increase in power factor (S2σ)
owing to increased density of states (DOS) in low-dimensional systems; (2) a reduction
of lattice thermal conductivity due to increased phonon scattering at the material
boundaries.
2.4 ELECTRONIC TRANSPORT FOR THERMOELECTRICS
2.4.1 ELECTRON DISPERSION RELATION
For 3D bulk material, carriers are free to move in all directions. Assuming parabolic
dispersion relationship between electron energy and its momentum, thus we have [1-2]:
2 2
 2 k x2  k y  2 kz2
E3D (k) =
+
+
2mx* 2my* 2mz*

(2.13)

where mx*, my*, mz* and kx, ky, kz are the carrier effective mass and wave vectors in x, y
and z directions. The wavevector k is inversely proportional to the electron wavelength.
E3D (k) describes a series of equal-energy ellipsoid surfaces labeled as Σ(E) in (kx, ky, kz)
space.
Consider 2D quantum wells (QW) with thickness or well width d, same magnitude of
electron wavelength, carriers are free to move in two dimensions (xy plane) but confined
in z direction. Carrier confinement in wells is realized by adjacent barrier layers, which
have sufficient energy offset to confine carriers in the lower energy states. In the
confinement direction, the 3D continuum energy levels are quantized into discrete
subbands Ei, where i (=1,2,3…) is the quantum number or subband index. Assuming
infinite potential barrier, 2D energy dispersion relation can be defined as [1-2]:
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E2 D, i (k) =

2 2
 2 k x2  k y  2π 2 i 2
+
+
,
2mx* 2my* 2mz d 2

i = 1,2, 3...

(2.14)

The corresponding equal energy surfaces Σ(E) are ellipse in (kx, ky) momentum space.
Likewise, in 1D quantum wires with wire diameter of d, carriers are free to move
only in one dimension (x direction) and confined in y and z directions. The 1D energy
dispersion relation is given as:
E1D,i, j (k) =

 2 k x2
2mx*

+

 2π 2 i 2  2π 2 j 2
+
, i, j = 1,2,3...
2m*y d 2 2mz* d 2

(2.15)

The corresponding equal-energy surfaces Σ(E) are tubes along the kx direction.
2.4.2 DENSITY OF STATES (DOS)
DOS, the number of states available states per unit volume of energy at each energy
level, is derived rigorously as [1]:
(2.16)
where Σ(E) is the equal-energetic surfaces and ∇E(k) is the gradient of energy with
respect to k. Substituting dispersion relationships of different dimensional systems,
equations (2.13–2.15), into equation (2.26), DOS of different dimensions are given as:
g3D (E) =

m*x m*y mz*
π
3

2

2E ,

E≥0

(2.17)

g2 D,i (E) = ∑ gi (E),
i

m*x m*y 1
gi (E) =
, if E > Ei
π 2 d
gi (E) = 0, if E ≤ Ei
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(2.18)

g1D,i, j (E) = ∑ gi, j (E),
i, j

m*x 1
gi (E) =
π d2
gi (E) = 0,

	
  

1
, if E > Eij
E − Eij

(2.19)

if E ≤ Ei

It can be seen from equation (2.14) and (2.18) that for 2D quantum well, as the well
thickness decreases, the spacing among subbands enlarges and correspondingly the
magnitude of DOS at each subband increases. Similarly, for 1D quantum dot, the smaller
the dot diameter, the more quantization of energy subbands and the better carrier
confinement will be.

Figure 6. Density of States (DOS) as a function of energy for different dimensional systems where due to
quantum confinement, the 3D continuum energy levels are quantized into discrete subbands and the ground
state energy level of different low dimensional systems moves up to their first subband

DOS as a function of electron energy for different dimensions is illustrated in figure 6.
For low dimensional systems, due to quantum confinement, the 3D continuum energy
levels are quantized into discrete subbands. Also the ground state energy level of different
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2π 2

2π 2 + 2π 2

low dimensional systems moves up to their first subband ( 2m*z d 2 and 2m*yd 2 2m*z d 2 for
quantum well and quantum wire respectively) relative to the same band in 3D bulk
material. In fact, the upward (or downward) shift of first subband in conduction (or
valence) band equivalents to an effective bandgap broadening in low dimensional
structures.
2.4.2 MOTT RELATION FOR SEEBECK COEFFICIENT
The distribution of electrons in semiconductor obeys Fermi-Dirac statistics.
Occupancy factor f(E) is the probability that a energy state is occupied by an electron and
(1- f(E)) is the probability that hole reside at a energy state, in other word, unoccupied by
an electron. The Fermi-Dirac distribution function is given as:
f (E) =

1
⎛ E − EF ⎞
1 + exp ⎜
⎝ k BT ⎟⎠

(2.20)

The total number of electrons is calculated by the conduction band density of states
gC(E) multiplied by f(E), integrated from conduction band edge to infinite, and likewise
the number of holes is given by the valence band density of states gv(E) multiplied by (1f(E)), integrated from infinite to valence band edge:
∞

n = ∫ gc (E) f (E)dE
Ec

Ev

p = ∫ gv (E)(1− f (E))dE

(2.21)
(2.22)

∞

Similarly, energy dependent electrical conductivity σ(E) can be associated to
electrons that fill the energy levels between E and E+dE. The total electrical conductivity
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σ can be calculated using the integral of σ(E) over the entire energy range, moderated by
the Fermi distribution function, as expressed [1]:
∞
⎛ ∂f (E) ⎞
σ = ∫ σ (E) ⎜ −
dE
0
⎝ ∂E ⎟⎠

(2.23)

Culter and Mott [1] derived the Seebeck coefficient that is expressed only using DOS
and Fermi distribution irrespective of the dominant transport mechanism. The differential
form of Mott relation is expressed as:
S=

kB 1
q σ

( )

⎛ E − E F ⎞ ⎛ ∂f E ⎞
σ E ⎜
⎟ dE
⎟⎜
⎝ k BT ⎠ ⎝ ∂E ⎠

∫ ( )
∞

0

(2.24)

For metal and degenerately doped semiconductors, equation (2.24) can be simplified
as the better-known Mott relation [1]:

{

( )}

⎛ d ln ⎡σ E ⎤ ⎞
π 2 kB
⎣
⎦ ⎟
S=
k BT ⎜
3 q
dE
⎜
⎟
⎝
⎠ E=E

(2.25)
F

According to Mott relation, for degenerate semiconductor, the Seebeck Coefficient is
proportional to energy derivative of conductivity or in other words the DOS near the
Fermi level. The sharp features of density of states in low dimensional systems (as shown
in figure 6) is the hallmark of increased Seebeck coefficient for a given carrier
concentration and electrical conductivity.
In this chapter, the definition of Seebeck effect, the applications of Seebeck effect for
power generation and the evaluation of device performance were presented. The
difficulties of increasing ZT when attempting to optimize carrier concentration for a bulk
material due to inherit material tradeoff were described followed by the introductions of
low-dimensional TE materials, which has been demonstrated theoretically and
experimentally to enhance ZT significantly [1-2]. Electronic transports for different	
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dimensional materials were discussed next aimed at better explaining the origins of
improved ZT from increased density of states (DOS) in low-dimensional systems.
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CHAPTER 3
TCAD SIMULATOR AND SIMULATION STRUCTURES
In this chapter, the methodology involved in Silvaco ATLAS device simulator [15]
will be presented followed by the explanation of how ATLAS takes Seebeck effect and
quantum mechanisms into consideration. Then Si/SiGe energy band structure with the
strain effect taken into account will be discussed, followed by the description of
simulation structure and parameter extraction strategies.
3.1 PHYSICAL MODELS IN ATLAS
In this work, 2D ATLAS device simulation was implemented, which is based on
solving a set of coupled mathematical equations derived from device physics. The basic
equations can be categorized into: (1) Poisson’s equation, (2) current continuity equations
and (3) current density equations [15].
Poisson’s equation links variations of electrostatic potential to local charge densities
taking account contributions from all mobile and fixed charges including electrons, holes
and ionized impurities.
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(3.1)
The charge continuity describes the way that the electron and hole densities evolve as
a result of carrier generation recombination processes and the net current flow in and out
of the region of interest.
∂p
1
= − ∇J p + G p − Rp
∂t
q

(3.2)

∂n 1
= ∇J n + Gn − Rn
∂t q

(3.3)

where G and R are generation and recommbination rate, and the subscript n and p denote
the electron and hole components, respectively.
The current density J in the continuity equations can be approximated by drift and
diffusion model. When temperature gradient exists, the current densities are modified to
account for spactially varying lattice temperature:
(3.4)

(3.5)
where Sn and Sp are the Seebeck coefficient of electrons and holes.
When temperature gradient exists, additional heat transport equation is solved taking
into account the effects of Joule heating, heating and cooling from both generation and
recombination and Peltier and Thomson effects [15]. In ATLAS, The heat flow equation
is given as:
(3.6)
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where ρ, Cp, κ and H are the density of the material, specific heat capacitance, thermal
conductivity and heat generation term. The heat generation term consists of: (1) Joule
heating term, (2) generation and recombination heating and cooling term, and (3) Peltier
and Thomson term.
Regarding quantum well TE simulation, a self-consistent coupled Schrodinger
Poisson Model was implemented. This model self-consistently solves Poisson’s equation
for potential, and Schrodinger’s equation for bound state energies and carrier
wavefunctions. The solution of Schrodinger's equation provides quantized description of
DOS in the presence of quantum confining potential variations. In 2D simulation, both
electrical and heat current is parallel to QW layers and, quantum confinement is along the
y direction. The 1D Schrodinger’s equation at each slice along y direction for each
electron valley (or hole band) v is given as follows:
−

2 ∂ ⎛
1
∂ψ iv ⎞
+ EC ( x, y )ψ iv = Eivψ iv
v
⎜
2 ∂y ⎝ my ( x, y ) ∂y ⎟⎠

2 ∂ ⎛
1
∂ψ iv ⎞
−
− EV ( x, y )ψ iv = Eivψ iv
2 ∂y ⎜⎝ myv ( x, y ) ∂y ⎟⎠

(3.7)
(3.8)

where myv(x,y) is a spatially dependent effective mass in y direction for the v-th valley
and EC(x,y) and EV(x,y) are conduction and valence band edge.
Once the eigen energies and wavefuntions are calculated, the electron concentration
for 1D confinement, under Fermi statistics, is expressed as:

2k T
n ( x, y ) = B 2
π

	
  

∑

⎡
⎛ E − EF ⎞ ⎤
m ( x, y ) m ( x, y ) ∑ ψ iv ( x, y ) ln ⎢1 + exp ⎜ − iv
⎥
k BT ⎟⎠ ⎦
⎝
i=0
⎣
2

∞

v
x

v
z
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(3.9)

The carrier concentration is then substituted into the charge part of Poisson’s
equation. The potential derived from the solution of Poisson’s equation is substituted
back into the Schrodinger’s equation. This solution process (alternating between
Schrodinger’s and Poisson’s equations) continues until convergence and a self-consistent
solution of Schrodinger and Poisson’s equation is reached.
3.2 SIMULATION OF SEEBECK EFFECT
The Seebeck coefficient for electrons and holes at temperature (T) is analytically
modeled in ATLAS as follows:

(3.10)
(3.11) 	
  

where the Seebeck Coefficient be considered as having three components:
(1) The diffusive component (Sd) which results from Fermi potential variation with
respect to temperature. Under Maxwell-Boltzmann statistics approximation, Sd for
electrons (Sdn) and holes (Sdp) are given as:

Sdn = −

Sdp =

kB ⎛ 3
NC ⎞
k B ⎛ 3 EC − EF ⎞
⎜⎝ + ln
⎟⎠ ≈ − ⎜ +
q 2
n
q ⎝2
k BTL ⎟⎠

kB ⎛ 3
NV ⎞ k B ⎛ 3 EF − EV ⎞
+
⎜⎝ + ln
⎟≈
q 2
n ⎠ q ⎜⎝ 2
k BTL ⎟⎠

(3.12)

(3.13)

(2) The phonon drag contribution (SPD) which is due to the momentum transfer from
phonon to carriers systems by electron-phonon scattering, and is only significant in
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lightly doped material and at low temperature. In ATLAS, the default model of SPD for
both electrons and holes is express as:
SPD

⎛ k ⎞⎛ T ⎞
= 0.2 × ⎜ B ⎟ ⎜ L ⎟
⎝ q ⎠ ⎝ 300 ⎠

−2.5

(3.14)

(3) The carrier scattering component (SCS):

k
SCS = − B (1 + r )
q

(3.15)

where r is the scattering exponent in the power law relationship between relaxation time
(τ) and carrier energy (E):

τ (E) = τ 0 E

r−

1
2

(3.16)

where τ0 is scattering constant depends both material properties and scattering
mechanisms. Scattering exponent r is approximated for different scattering processes as:
(1) for scattering of electrons on ionized impurities, r = 2; (2) for scattering of electrons
on neutral impurities, r = 1/2; (3) for scattering of electrons on acoustic phonons, r = 0.
Due to the inherit complexity and uncertainty of scattering exponent, the default value of
-1 was used for both Si and SiGe thermopower simulation, which can be thought as
eliminating the carrier scattering contribution to the Seebeck coefficient.
When temperature gradient exists across TE material, Seebeck coefficient varies
along the material because it is temperature dependent. Under open circuit condition, the
TE voltage generated between two contacts at different temperatures (T1 and T2 >T1) is
calculated by integrating the Seebeck coefficient as function of temperature from T1 to T2.

ΔV = − ∫

T2

T1

	
  

µn nSn (T ) + µ p pS p (T )
dT
µn n + µ p p
24

(3.17)

The apparent Seebeck coefficient of the device is obtained using the open-circuit TE
voltage (ΔV) divided by the temperature difference (T2 -T1).
3.3 SIMULATION STRATEGY
3.3.1 SILICON/ SILICON GERMANIUM ENERGY BAND STRUCTURE
Modulation doped Si/Si1-xGex quantum well thermoelectric structures were
investigated in this work using Silvaco ATLAS device simulation. When Si and Si1-xGex
are brought together into contact, because of wider bandgap (Eg) and larger electron
affinity (χ) of Si compared to Si1-xGex (x<0.85), their band offset belongs to staggered
alignment (Type II) without strain effect [16]. At 300K, the basic energy band diagrams
of Si/Si0.8Ge0.2 heterojunction before contact as well as n-type Si0.8Ge0.2/Si/Si0.8Ge0.2
heterojunction after contact and p-type Si/Si0.8Ge0.2/Si heterojunction after contact were
sketched in Figure 7 (a), (b) and (c), respectively, where the dash lines represent Fermi
level controlled by doping concentration.
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Figure 7. Energy band diagrams of (a) Si/Si0.8Ge0.2 heterojunction before contact (not scaled) (b) n-type
Si0.8Ge0.2/Si/Si0.8Ge0.2 heterojunction after contact (c) p-type Si/Si0.8Ge0.2/Si heterojunction after contact

Since carriers tend to stay in the lowest energy states, for p-type Si/Si1-xGex quantum
well, holes are confined in Si1-xGex wells. For n-type Si/Si1-xGex quantum well, Si serves
as the quantum well for electrons. However, the conduction band discontinuity between
silicon and Si1-xGex (~100meV) is negligible, which results in high probability of
thermionic emission and tunneling over the potential barrier, reducing quantum
confinement. The strain effect, arising from lattice mismatch of heterostructures, has to
be implemented for the band structure engineering to achieve sufficient electron
confinement in n-type Si/SiGe, which will be discussed in section 3.3.2.
Due to the existence of concentration gradient between undoped quantum wells and
heavily doped quantum barriers, upon initial contact, majority carriers in barriers diffuse
into the adjacent well layers while minority carriers diffuse opposite, leaving uncovered
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nuclei behind, which creates build-in electrical field to suppress the further diffusion of
carriers. Upon thermal equilibrium, the drift and diffusion currents balance and there is
no net current flow. Carriers are redistributed into wells with enhanced mobility resulting
from limited carrier-impurity scattering in the wells.
3.3.2 STRAIN EFFECT ON ENERGY BAND STRUCTURE
Si1-xGex (x<0.85) alloy exhibits Si-like band structure, having six-fold degenerate
conduction band minima. Si and Ge have the lattice constant of 5.43Å and 5.66Å,
respectively; the lattice constant of Si1-xGex increases with increased Ge context. For
strained Si1-xGex layer grown on unstrained Si1-yGey substrate (or layer), if x > y, Si1-yGey
retains its lattice space and shortens in-plane lattice constant of Si1-xGex; as a consequence
of Poisson’s ratio, the lattice constant perpendicular to the interface stretches. In this case,
Si1-xGex is subjected to compressive in-plan strain as shown in Figure 8(a); and in
contrast if y>x, Si1-xGex layer experiences tensile in-plane strain in order to accommodate
the lateral lattice constant of underlying material as shown in Figure 8(b) [17].

Figure 8. For strained Si1-xGex layer grown on unstrained Si1-yGey substrate (or layer): (a) if x>y, Si1-xGex is
subjected to compressive in-plan strain; and (b) if y>x, Si1-xGex experiences tensile in-plane strain [17]
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At initial epitaxial growth, the lattice mismatch is accommodated by elastic distortion
but beyond certain critical thickness (hC), the relaxation of film occurs accompanied with
the formation of misfit dislocations, which is detrimental to the devices. Figure 9(b)
shows the critical thickness as a function of Ge ratio for MBE Si1-xGex grown on bulk
(100) Si at 550°C [17-18]. Using the data from figure 9(b) as a rough estimation, for
Si0.8Ge0.2 and Si0.6Ge0.4 grown on bulk (100) Si substrate the critical thickness is about
10nm and 5nm, respectively, which indicates the maximum stabilized films thickness.
Figure 10 (a) illustrated the film structure of p-type Si/SiGe/Si QW grown on SOI/SiOG
substrate, on top of which strained-SiGe and relaxed-Si layers grow successively. The
thickness of strained intrinsic SiGe well layers need to stay below the critical thickness to
avoid the occurrence of film relaxation.

Figure 9. (a) Schematic illustration of the Matthews and Blakeslee model of critical thickness (hC) and (b)
the critical thickness as a function of Ge ratio for growth at 550°C [17-18]
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For n-type SiGe/Si/SiGe QW structure, sufficient electron quantum confinement in Si
layers can be achieved by means of tensile strain induced energy band engineering
exerted on Si layers grown on SiGe virtual substrate of larger lattice constant. Figure
10(b) demonstrates the structure of n-type SiGe/Si/SiGe QW grown on a graded SiGe
buffer layer on top of SOI/SiOG substrate. The dislocation of relaxed Si1-xGex film grown
on SiOG (or SOI) substrate can be reduced by linearly or step-wise increasing the Ge
ratio from 0 to desired value x. The thickness of each strained-Si layer needs to be
controlled under the corresponding critical thickness (hC) to avoid the relaxation of film.
(a)

(b)

Figure 10. Schematic diagrams of (a) p-type Si/SiGe/Si QW structure on SOI/SiOG substrate and (b) ntype SiGe/Si/SiGe QW structure on graded SiGe buffer layer on SOI/SiOG substrate

Si/SiGe heterostructure enables band-engineering technology by utilizing the strain
effect. Hydrostatic strain, which shifts the energy band edge, and uniaxial strain, which
splits the degeneracy of energy bands are the two components of strain. Due the energy
band shifting and splitting, important material parameters are affected, including the
conduction and valance band energy, bandgap, curvature of bands (or effective mass) and
transport properties.
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Numerous of papers have calculated the band structure for Si/SiGe heterostructures
using pseudopotentials or k.p methods [19]-[22]. However, some of these calculations
contradict each other mainly due to the lack of experimental measured data in the
strained-SiGe system. The band structure used in this research will be predominantly that
calculated by pseudopotential approach in references [18]. Figure (11) and (12),
respectively, show the discontinuities of conduction band (ΔEC=EC(x)-EC(y)) and valence
band (ΔEV=EV(x)-EV(y)) for strained Si1-xGex active layer on a relaxed Si1-yGey substrate.
In figure 10 of ΔEC, negative value in blue indicates that strained Si1-xGex active layer
provides lower energy quantum well for electrons to occupy; and vice verse, in figure 11
of ΔEV, positive value in red region corresponds to strained Si1-xGex active layer served as
quantum well for holes. For electron confinement in strained Si active layer (x=0), ΔEC
versus Ge ratio of relaxed Si1-yGey substrate (or heterolayers) can be found by the
contours intersecting with the left axis in figure 11. As substrate Ge ratio (y<0.85)
increases, ΔEC enlarges which yields better electron confinement in QW layers. In similar
fashion, for hole confinement in strained Si1-xGex active layer on relaxed Si substrate or
heterolayers (y=0), ΔEV as a function of Ge context can be read from the bottom axis of
figure 12. Similarly, ΔEV increases as Ge ratio increases. The band gap in for strained Si1xGex

	
  

grown on Si1-yGey virtual substrates was shown in figure 13.
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Figure 11. Conduction band discontinuities EC(x)-EC(y) in meV between strained Si1-xGex active layer on a
substrate of relaxed Si1-yGey [18]

	
  
	
  

	
  
	
  
	
  
	
  

Figure 12. Valence band discontinuities in meV EV(x)-EV(y) between strained Si1-xGex active layer on a
substrate of relaxed Si1-yGey [18]
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Figure 13. The band gap in meV for strained Si1-xGex grown on Si1-yGey virtual substrates. The data for
compressively strained layers is that from pseudopotential theory [18].

	
  

	
  Si/SiGe QW band alignment parameters used in ALTAS were taken from figures 11-

13. For n-type SiGe/Si/SiGe simulation, ΔEC from figure 11 was used to adjust the
electron affinity of Si1-xGex (χSi1-xGex= χSi-ΔEC), where electron affinity of Si (χSi) equals
to 4.05eV; for p-type Si/SiGe/Si simulation, ΔEV from figure 12 was used. Bandgap
energy in figure 13 was used as the bandgap energy of intrinsic strained Si1-xGex at 300K.
The bandgap narrowing effect due to elevated temperature as well as heavily doped was
taken into account using default BGN model in ATLAS [15].
3.4 SIMULATION STRUCTURES AND PARAMETERS EXTRACTION
Only n- and p-type Si/SiGe QW structures were simulated in ATLAS, excluding the
underneath substrate due to limitation of available grid nodes in the simulator. The
parasitic effects from the substrate will be considered and discussed later in chapter 6.
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To satisfy the maximum grid nodes limitation in ATLAS, the simulation structures
were scaled down and the simulation results can be safely applied to different device
sizes since Seebeck coefficient is merely temperature and material dependent but size
independent.
The 2D ATLAS simulation structure consists of 11 periods of alternating intrinsic
well and heavily doped barrier layers; and the simulated p-type Si/SiGe/Si QW structure
is illustrated in figure 14(a). The total film stack thickness depends on the combined
width of well and barrier. Both thermal and electrical contacts (illustrated by the grey
bars) are placed simultaneously at the vertical ends of the structure so that both heat and
electrical current flow parallel (x direction) to the superlattice layers. A thermal condition
of 10K temperature gradient is maintained across 3µm-long film stacks. However, a
practical TE element can be several centimeters long with hundreds of Kelvin
temperature difference.
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Figure 14. (a) Simulation structure of 3µm-long p-type Si/SiGe/Si QW, which consists of 11 periods of
alternating intrinsic well and heavily doped barrier layers. The hot-side electrode (source) is grounded
while applied voltage (VA) is swept linearly at cold-side electrode (drain) to counteract the thermal voltage,
(b) I-V characteristic curve, When the net current flow is zero (open-circuit condition), S is obtained using
the open circuit voltage (VOC) divided by the applied temperature difference (ΔT) while σ is calculated
from the slope of the curve near short-circuit current taking the geometry of the structure into account.

	
  
Assuming no heat loss from the top or bottom surfaces, a fixed temperature difference
is maintained across the QW structures with ideal ohmic electrical contacts. The hot-side
electrode (denoted as source terminal) is grounded while applied voltage (VA) is swept
linearly at cold-side electrode (denoted as drain) to counteract the thermal voltage as
illustrated in figure 14(a) and (b). When the net currents flow is zero (open-circuit
condition), the effective Seebeck coefficient ( S =VOC/ΔT) of the entire film stacks is
obtained using the open circuit voltage (VOC) divided by the applied temperature
difference (ΔT). From I-V characteristic curve, the effective electrical conductivity of the
entire QW stack ( σ ) is calculated from the slope of the curve near short-circuit condition
taking the geometry of the structure into account as shown in figure 14(b). Note that for
simplicity tilde mark (~) over symbol is used to denote the weighted average of certain
parameter across the entire QW films stack. The effective carrier concentration of the
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entire film stacks ( n or p ) was obtained using the integrated doping of the entire film
stack divided by the area of the whole stack.
Additionally, to verify the carrier confinement inside the quantum well layers, either
effective electron concentration ( n ′ ) inside Si QW of n-type SiGe/Si/SiGe structure or
effective hole concentration ( p ′ ) inside SiGe QW of p-type Si/SiGe/Si structure was
calculated. The effective carrier concentration inside the quantum well layers ( n ′ or p ′ )
was computed using the integrated dose, the concentration integral within the center
quantum well over its length and thickness, divided by the area of itself. For convenience,
single quote mark denotes the weighted average of parameter inside the center quantum
well layer.
In this chapter, the framework of basic physical models incorporated with heat
transferring and Seebeck effect in ALTAS were introduced. Next, the energy band
structures and alignments of Si/SiGe material taking into account of lattice-mismatch
induced strain effect were discussed. The energy band structure parameters from
reference [18] were implemented in multi-layer QW simulation correspondingly.
Moreover, the QW simulation structures as well the strategies of parameters’ extraction
have been discussed.
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CHAPTER 4
THERMOELECTRIC OPTIMIZATION AT ROOM TEMPERATURE
Seebeck coefficient simulations at room temperature were conducted on both bulk pand n-type Si and SiGe alloy, and simulated results were compared to experimental
counterparts. The simulated Seebeck coefficient is inversely proportional to the bulk
material doping concentration, which agrees with reported data. The magnitude of
simulated Seebeck coefficient using default parameters, however, deviates from the
experimental data. Based on the analytic model for Seebeck Coefficient implemented in
ALTAS, adjustments by modifying the effective density of states NC (NV) for n-type (ptype) material were performed in order to better match experimental results. During this
adjustment process, the density of states of minority carriers (NV for n-type or NC for ptype material) was also modified correspondingly to maintain the law of mass action
(ni2=np).
After the verification of bulk Seebeck coefficient, QW simulations at 300K were
conducted using the methodology discussed in chapter 3. TE parameters (S, σ, S2σ and
ZT) as a function of well thickness (tW), barrier thickness (tB), barrier doping
concentration and Ge ratio were simulated and parameter optimization based on the
simulation results is discussed. To avoid any redundancy only p-type Si/SiGe/Si QW
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structure are discussed and analyzed thoroughly while the results of n-type SiGe/Si/SiGe
are briefly mentioned for comparisons.
4.1 SIMULATED SEEBECK COEFFICIENT OF BULK SILICON AND SILICON-GERMANIUM
It is necessary to compare the simulated Seebeck coefficient of bulk Si and SiGe to
reported counterparts at 300K before advancing to QW simulation. Initially, default
model parameters were employed for simulation, which gave rise to correct relationship
between S and carrier concentration (n), S decreases as the n increases; however, the
absolute values of S were 50-150% smaller than the experimental data. After evaluating
the analytic model of S, equation (3.10-3.11), in ALTAS, it was found that the diffusive
component (Sd) has the dominant contribution to total S. Sd is determined mainly by NV
and NC, which has the default values of 1.04×1019 and 2.8×1019cm-3, respectively, at
300K. Therefore, in order to obtain better match between simulated and reported S, an
increase of Sd resulting from enhanced NV or NC is one feasible solution. Specifically, for
p-type material, NV is first optimized in order to match experimental value of S; then NC
is adjusted correspondingly to ensure the consistency of mass-action law. In like manner,
for n-type material, NC is first determined by reported value of S followed by the
calculation of NV using NC and ni. The simulated and reported absolute values of Seebeck
coefficient (|SSi|) at 300K versus carrier concentration ranging from 1014 to 5×1020 cm-3
for bulk p- and n-type Si alloy was superimposed in figure 15, where the scattered dots
are experimental data extracted from literature [23-25] and the lines represent the results
of simulation. Due to limitations of the analytic model for S, the slope of these simulated
curves is not adjustable, which results in simulated S to be underestimated in lightly and
moderate doped region and overestimated in degenerate region. Furthermore, the
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simulated and experimental data [26-27] of SSi Ge
0.8 0.2

at 300K as a function of carrier

concentration for bulk p- and n-type Si0.8Ge0.2 is presented in figure 16.

Figure 15. Overlay of simulated and reported Seebeck coefficient of bulk p- and n-type Si alloy where the
scattered dots are experimental data extracted from different literatures [23-25] and the blue lines represent
the simulation results.

	
  
	
  

Figure 16. Overlay of simulated and reported Seebeck coefficient of bulk p- and n-type Si0.8Ge0.2 alloy
where the scattered dots are experimental data extracted from different literatures [26-27] and the blue lines
represent the simulation results.
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4.2 SIMULATION OF P-TYPE SILICON/SILICON-GERMANIUM QUANTUM WELL
4.2.1 INFLUENCE OF QUANTUM WELL WIDTH
As a means to optimize the quantum well thickness to maximize TE performance, ptype Si/Si0.8Ge0.2/Si QW structures were simulated with various quantum well thicknesses
at fixed barrier thickness. Si0.8Ge0.2 quantum wells with thickness (tW) ranging from 1 to
20 nm are surrounded by p-type Si barriers with a fixed thickness of 20nm (tB=20nm).
Moreover, for each quantum well and barrier thickness combination, a set of Si barrier
doping concentration at 1018 (blue), 5×1018 (red), 1019 (green), 5×1019 (orange) and
1020cm-3 (pink) were simulated to optimize well thickness over a range of barrier
concentration. Each color consistently represents specific barrier doping level throughout
this chapter.

Table 1. Simulations of p-type Si/Si0.8Ge0.2/Si QW structures at 300K with various barrier
doping (pB) and QW thickness (tW)
	
  
Constant
Barrier
QW
thickness tB
doping
(nm)
(cm-3)

20

	
  

1014

Variable
Barrier
doping
(cm-3)
1018
5×1018
1019
5×1019
1020
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QW thickness tW (nm)

1

2

3

…

20

Figure 17. p versus QW thickness (tW) at different barrier doping levels. The scattered dots were
simulation results extracted from ATLAS using integrated dose throughout the entire film stacks divided by
the corresponding area. The grey dash lines were calculated using the equation (4.1)

In figure 17, the effective hole concentration of the entire film stacks ( p ) versus QW
thickness (tW) at different barrier doping levels were plotted. The scattered dots were
simulated results extracted from ATLAS using the integrated dose throughout the entire
film stacks divided by the corresponding area. While the grey dash lines were calculated
using the equation (4.1), given as:
	
  

p =

pB t B + pW tW
pB
≈
t B + tW
1+ tW t B

(4.1)

where pB, pW, tB and tW are barrier doping, quantum well doping, barrier thickness and
quantum well thickness, respectively. It was observed that the calculated p using abovementioned two methods match exactly, which indicates that p is dependent on neither
the doping redistribution between heavily doped barriers and intrinsic quantum wells nor
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the quantum confinement effect. If pB is substantially higher than pW, p can be simplified
to the expression of pB and tW/tB ratio as shown in equation (4.1) where p increases as an
increase of pB and a decrease of tW/tB.

Figure 18. p ′ versus tW at different barrier doping pB and 20nm barrier thickness

The effective hole concentration inside Si0.8Ge0.2 quantum well ( p ′ ) was calculated
using the integrated dose in the center QW divided by the corresponding area and was
plotted versus QW thickness in figure 18. Compare figure 17 and 18, it was noted that as
tW reduces both p and p ′ increase. In order to distinguish the increment of p ′ derived
from quantum confinement or increased p , p ′ was normalized by p ′ . The p ′ / p ratio
versus QW thickness at different barrier doping was plotted in figure 19. At specific tW/tB
ratio, if p ′ exceeds p ( p ′ / p >1), it can be undoubtedly concluded that carrier
confinement exists in the quantum well. Quantum confinement is more pronounced in
1018 cm-3 barrier doping, and diminishes as the barrier doping increases. For 1018 cm-3
barrier doping, quantum confinement is enhanced as tW decrease down to 4 nm, arrived
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its maximum at tW of 2-4 nm and then declined at tW of 1 nm. With the increase of barrier
doping, quantum confinement appears significantly in thinner and thinner tW structures.

	
  

Figure 19. The p ′ / p ratio versus QW thickness at different barrier doping, which is useful to distinguish
the enhanced p ′ at smaller QW thickness.

In order to better understand the influences of pB and tW to quantum confinement, the
hole concentration profile of the center barrier/well/barrier film stack (at x=1.5µm) versus
the film thickness (as the vertical red lines indicated in the film stacks in figure 20 (a) and
(b) for two extreme well thickness (tW=1 and 20 nm) were plotted in figure 20(c) and (d),
correspondingly. The vertical dotted lines in figure 20 (c) and (d) depict boundaries
between quantum wells and barriers. It can be found that for tW=1nm, pW was greater than
pB at various barrier doping levels, which again proved the existence of quantum
confinement. If the barrier concentrations are severely high (≥5×1019 cm-3), however,
quantum confinement diminishes as seen by the hole concentration dip inside the
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Si0.8Ge0.2 quantum well. Regarding 20nm well thickness counterparts as shown in figure
20 (d), quantum confinement slightly happens at the barrier concentration of 1018cm-3 and
vanishes at doping levels greater than 1018cm-3.

Figure 20. Hole concentration profile of 11 periods p-type Si/Si0.8Ge0.2/Si QW film stack with QW
thickness of (a) 1nm and (b) 20nm; Hole concentration of the center barrier/well/barrier versus film
thickness with QW thickness of (c) 1nm and (d) 20nm
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It would be more insightful to further investigate the energy band structures of the
center QW film stack. In figure 21, the energy band versus center barrier/well/barrier film
thickness was shown for tW=4nm. The horizontal dotted lines represent hole Fermi level
(Ef); a series of curves above Ef are conduction band energy (EC) and a set of curves
below Ef are valence band energy (EV). As hole doping level increases, Ef moves
downward; therefore, the offset of Ef between the intrinsic quantum well and p-type
barrier increase as an increase of barrier doping, which results in extra band bending
between Si/Si0.8Ge0.2 heterostructures. Consequently, hole confinement in Si0.8Ge0.2 layer
diminishes and even ceases as the barrier doping increases; and eventually when the
energy difference (Ef -EV) of Si0.8Ge0.2 exceeds that of Si, the original Si barrier becomes
the lowest energy states for holes to occupy.

	
  
	
  
Figure 21. Enlarged conduction and valence band versus center barrier/well/barrier film thickness with tB of
20nm and tW of 4nm at different barrier levels.
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Compare figure 17 and 20, for 20 nm barrier thickness structures, the thinner the
quantum well, the higher p . Effective electrical conductivity of the entire film stack ( σ )
as a function of quantum well thickness at multiple barrier doping levels with barrier
thickness of 20 nm are superimposed, as shown in figure 22. When barrier doping
increases from 1018 to 1020 cm-3, σ has an increase of two orders of magnitude and hence
was plotted on a logarithmic scale.

	
  
	
  
	
  

Figure 22. σ as a function of quantum well thickness at multiple barrier doping levels with barrier
thickness of 20nm

The hole mobility values of Si and Si0.8Ge0.2 superlattice films were taken from
their bulk counterparts as a function of doping concentration and Ge ratio. Electron and
hole mobility (µn and µp) of bulk SixGe1-x versus Ge content (x) at 300K is shown in
figure 23 [28]. For lightly doped Si (x=0), at 300K, µn and µp approximate to be 1400 and
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450 cm2V-1s-1, respectively, where both µn and µp decrease as Ge content (x<0.6)
increases.

Figure 23. Electron and hole mobility (µn and µp) of Si1-xGex alloy at 300K [28]

Figure 24 shows the effective Seebeck coefficient of the entire film stacks ( S ) versus
well thickness at multiple barrier doping levels with barrier thickness of 20 nm was
overlaid. Due to the fact that Seebeck coefficient is inversely proportional to carrier
concentration, at fixed barrier to well thickness ratio (tB/tW), S reduces as the barrier
doping increases. Moreover, for barrier doping less than 5×1019 cm-3, S decreases as well
thickness (tW) decreases down to ~5nm. Then as tW continues to reduce, S becomes to
increase; for barrier doping greater than 1019 cm-3, S monotonously reduces as tW
decreases. The enhanced S of barrier doping less than 5×1019 cm-3 with well thickness
below 5 nm results from effective quantum confinement existing in that region.
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Figure 24. S as a function of tW at multiple barrier doping levels with tB of 20nm

	
  
	
  

Thermal power ( S 2σ ), or the numorator in ZT expression, versus tW at set of barrier

doping levels with barrier thickness of 20 nm was overlaid in figure 25. It was found that
the heavier the barrier doping and the smaller the tW, the larger S 2σ was.

	
  
	
  
	
  
	
  
	
  
	
  
	
  
Figure 25. S 2σ as a function of tW at multiple barrier doping levels with tB of 20nm
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At 300K, thermal conductivity (κ) of bulk Si is 148 Wm-1K-1. W. Liu and coworkers
managed to measure thermal conductivity of ultra-thin single crystal Si on insulator [29].
Their experimental and modeling results were shown in figure 26, which reveals strong
size dependence of Si thermal conductivity, where κ of thin film Si is ~22 W m-1K-1 at
300K, five times smaller than its bulk counterpart. In contrast, bulk Si0.8Ge0.2 has a
thermal conductivity about 62.8 Wm-1K-1 at 300K, and Si0.8Ge0.2 thin film is expected to
possess an even smaller value. It is difficult to accurately measure thermal conductivity
of Si and SiGe thin films and ALTAS does not provide any size dependent thermal
conductivity model. The main effort of this work was attempting to maximize ZT via
optimizing the thermal power ( S 2σ ). Thermal conductivity value of 22 W m-1K-1 from
reference [25] will be used as a rough estimation for both Si and Si1-xGex QW TE
performance calculation.

	
  
	
  

Figure 26. Experimental and modeling thermal conductivity on ultra-thin single crystal Si [29] that reveals
strong size dependence of Si thermal conductivity
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Based on above simulation results, thinner tW and heavier nB give rise to the highest

S 2σ . However, the drawbacks associated with super thin quantum well film stacks are
that, first, it is extremely challenging to grow such film with high quality; secondly, there
is high probability of tunneling through thin QW reducing the quantum confinement
inside. Consequently, a quantum well thickness of 4 nm was chosen as a compromise
between above-mentioned tradeoffs and will continue to used for further simulation
optimization.
4.2.2 INFLUENCE OF BARRIER WIDTH
At fixed QW thickness, the optimized barrier thickness and doping will be
investigated. With 4nm QW thickness (tW=4nm), barrier thickness (tB) ranges from 4 to
20nm which corresponds to barrier to well thickness ratio (tB/tW) from 1 to 5. Simulations
to optimize barrier thickness and doping of p-type Si/Si0.8Ge0.2/Si QW structures at room
temperature are summarized in table 2.
	
  
Table 2. Simulations of p-type Si/Si0.8Ge0.2/Si QW structures at 300K with various barrier
doping and thickness
	
  
Constant
QW
QW
thickness
doping
tW (nm)
(cm-3)

4

	
  

1014

Variable
Barrier
doping
(cm-3)
1018
5×1018
1019
5×1019
1020
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Barrier thickness tB
(nm)

4

5

6

…

20

Figure 27 show the barrier width and doping dependence of p with fixed well
thickness of 4nm. As discussed in section 4.2.1, p raises as an increase of pB and a
decrease of tW/tB ratio. At a given barrier doping, thicker barrier means that there are
more carriers potentially available to spill into the intrinsic quantum wells.
	
  
	
  
	
  
	
  
	
  
	
  
	
  
	
  
	
  
	
  
Figure 27. p as a function of barrier witdth (tB) and doping (pB) with fixed well thickness of 4nm

	
  
Figure 28 shows the barrier witdth (tB) and doping (pB) dependence of p ′ with fixed
well thickness of 4nm. For pB equals to 1018cm-3, p ′ increases as the tB increases. For pB
of 5×1018 and 1019 cm-3, p ′ increase as tB increase up to 8 nm, where tB/tW equals to 2; as
tB continues to incrase, p ′ begins to saturate. For pB of 5×1019 and 1020 cm-3, p ′ is
insensitive to the change of tB.
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Figure 28. Hole concentration in the center QW ( p ′ ) as a function of barrier witdth (tB) and doping (pB)
with fixed well thickness of 4 nm

	
  
	
  

σ and S as functions of barrier thickness (tB) and doping (pB) with tW of 4nm are

shown in figure 29 and 30, respectively. To better visualize the trend of σ as a function
of tB, σ was plotted in logarithmic scale. Comparing these two graphs, it is easy to find
the inverse correlation between σ and S .
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Figure 29. σ as a function of barrier witdth (tB) and doping (pB) with fixed well thickness of 4 nm

	
  
	
  
	
  
	
  
	
  
	
  
	
  
	
  
	
  
	
  

Figure 30. S as a function of barrier witdth (tB) and doping (pB) with fixed well thickness of 4 nm
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The calculated S 2σ was plotted versus barrier thickness (tB) and doping (pB) at tW of
4 nm in figure 31, where demonstrating that heavy barrier doping and thick barrier
thickness gives rise to the highest S 2σ .
	
  
	
  

Figure 31. Calculated S 2σ as a function of barrier witdth (tB) and doping (pB) at QW thickness of 4 nm
	
  

4.3 SIMULATION OF BOTH P- AND N-TYPE SILICON/SILICON-GERMANIUM QUANTUM
WELL AT DIFFERENT GERMANIUM RATIO
TE modules consist of both n- and p-type thermal pellets. So far, all the simulation
results and analysis were focused on p-type Si/Si0.8Ge0.2/Si QW structures. The n-type
Si0.8Ge0.2 /Si/Si0.8Ge0.2 QW simulation structures were took away from the optimized ptype counterparts with barrier/well thickness combination (20nm/4nm). In addition to
mere 20% Ge ratio investigation, 40% Ge ratio p-type Si/Si0.6Ge0.4/Si and n-type
Si0.6Ge0.4 /Si/Si0.6Ge0.4 QW structures were also included, as summarized in table 3.
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Table 3. Simulations of p- and n-type QW (tW=4nm, tB=20nm) at room temperature
QW
thickness
tW (nm)

QW
doping
(cm-3)

Barrier
thickness
tB (nm)

Ge
ratio
(%)
20
40
20
40

Barrier
type
p-type

4

10

14

20
n-type

Barrier doping (cm-3)

1018 5×1018 1019 5×1019 1020

Figure 32 shows S versus barrier concentration for n-type Si0.8Ge0.2/Si/Si0.8Ge0.2
(blue), n-type Si0.6Ge0.4/Si/Si0.6Ge0.4 (red), p-type Si/Si0.8Ge0.2/Si (green), p-type
Si/Si0.6Ge0.4/Si (pink) QW structures with well and barrier thickness of 4 nm and 20 nm,
respectively. As we know that S is inversely proportional to doping concentration, S
decreases as barrier concentration increases.

Figure 32. S versus pB for n-type SiGe0.2/Si/SiGe0.2 (blue) and SiGe0.4/Si/SiGe0.4 (red), p-type Si/SiGe0.2/Si
(green) and Si/SiGe0.4/Si (pink) QW structures with well and barrier thickness of 4nm and 20nm
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In figure 33, σ versus barrier concentration for n-type Si0.8Ge0.2 /Si/Si0.8Ge0.2 (blue),
n-type SiGe0.4/Si/SiGe0.4 (red), p-type Si/Si0.8Ge0.2/Si (green), p-type Si/SiGe0.4/Si (pink)
with well and barrier thickness of 4nm and 20nm, were shown respectively. σ increases
as barrier concentration increase and σ of n-type QW are larger than p-type counterpart
due higher electron mobility. If Si0.6Ge0.4 was used instead of Si0.8Ge0.2, which indicates
that n-type QW has Ge increase in barrier layers while p-type QW has Ge increase in the
quantum well, greater electron confinement in n-type Si QW and greater hole
confinement in the p-type Si0.6Ge0.4 QW as a result of increased discontinuities of
conduction band and valance band according to figure 11 and 12, respectively. For bulk
material as Ge ratio increase from 20% to 40%, according to figure 24, both electron and
hole mobility decrease slightly.

Figure

33.

σ versus

barrier

concentration

for

n-type

Si0.8Ge0.2/Si/Si0.8Ge0.2 (blue), n-type

Si0.6Ge0.4/Si/Si0.6Ge0.4 (red), p-type Si/Si0.8Ge0.2/Si (green), p-type Si/Si0.6Ge0.4/Si (pink) QW structures with
well and barrier thickness of 4nm and 20nm
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ZT at 300K of different QW structures versus barrier concentration were roughly
calculated using thermal conductivity of 20W m-1K-1 for Si and SiGe thin films and
shown in figure 34. ZT of p-type bulk Si also shows in figure 34 as the grey dash line at
the bottom. For p-type Si/Si1-xGex/Si QW, higher Si barrier concentration gives rise to
higher ZT. At 1020 cm-3 barrier doping level, it has a ZT value 35 times higher than the
bulk counterpart. In contrast, for n-type Si1-xGex/Si/Si1-xGex QW, maximum ZT value is
achieved at barrier concentration of 1019 cm-3, which leads to ZT value 75 times higher
than that of bulk Si. For p-type QW structure, as Ge ratio of quantum well increase from
20% to 40%, there is no significant influence on ZT. However, for n-type QW structure,
ZT was increased as Ge ratio of barrier well increase from 20% to 40% mainly due to the
increased σ resulting from enhanced electron confinement in the intrinsic high electron
mobility quantum well.
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Figure 34. Calculated ZT at 300K versus barrier concentration for n-type Si0.8Ge0.2/Si/Si0.8Ge0.2 (blue), ntype Si0.6Ge0.4/Si/Si0.6Ge0.4 (red), p-type Si/Si0.8Ge0.2/Si (green), p-type Si/Si0.6Ge0.4/Si (pink) QW structures
with well and barrier thickness of 4nm and 20nm. For better comparison purpose, ZT of p-type Si alloy was
also included as the grey dash line at the bottom

In this chapter, a series of Seebeck simulations at 300K were conducted in the effort
to better understand the influence of each variable and then obtain optimized thickness of
quantum well and barrier as well as barrier concentration and Ge ratio. P-type QW
structure simulations were discussed comprehensively and the outcome from p-type
simulations were transferred to n-type counterparts.
Based on p-type simulation results, 4 nm quantum well thickness and 20 nm barrier
thickness was chosen to be the best combination. Additionally, it was found that for ptype Si/ Si1-xGex/Si QW, high Si barrier concentration (1020 cm-3) gives rise to higher ZT;
although for n-type Si1-xGex/Si/Si1-xGex QW, maximum ZT value is achieved at barrier
concentration of 1019 cm-3. Moreover, increased Ge ratio had less impact on p-type than
n-type quantum well structures.
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CHAPTER 5
TEMPERATURE DEPENDENT THERMOELECTRICS
Usually, thermoelectric generators (TEG) operate at elevated temperatures to achieve
higher efficiency. In this research, Si/SiGe superlattice films are intended to be grown on
SiOG substrate, which has a temperature limit of 900K. Previous simulations and
discussions in Chapter 4 considered at room temperature (300K) conditions. In this
chapter thermoelectric behavior over the temperature range from 300 to 900K will be
presented and discussed. The simulation temperature specifically refers to the average
temperature of the thermoelectric material with a 10K temperature difference. Important
temperature dependent parameters of semiconductors will be considered first, followed
by temperature dependent simulated results of Si/SiGe superlattice.
5.1 TEMPERATURE DEPENDENCE PARAMETERS OF SILICON AND SILICON-GERMANIUM
5.1.1 ENERGY BANDGAP EG (T)
The temperature dependence of the energy bandgap (Eg) of Si is modeled in ATLAS
as follows:
⎛ 300 2
T2 ⎞
Eg (T )Si = Eg ( 300K )Si − 4.73 × 10 −4 ⎜
+
⎝ 300 + 636 T + 636 ⎟⎠
T2
= 1.17 − 4.73 × 10
T + 636
−4
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(5.1)

	
  
Regarding Si1-xGex, the temperature dependence of the energy bandgap (Eg) is
calculated as a function of Ge fraction (x) as follows:
⎡
⎤
300 2
T2
Eg (T )Si1− xGex = Eg (300K)Si1− xGex + ( 4.73 + 0.04x ) × 10 −4 ⎢
+
⎥
⎣ 300 + ( 636 − 401x ) T + ( 636 − 401x ) ⎦

(5.2)
where Eg(300K) is the energy bandgap at 300K which equals to 1.12eV and 0.97eV for
Si and Si0.8Ge0.2, respectively.
In the presence of heavy doping greater than 1018cm-3, a further decrease in the band
separation occurs. The bandgap narrowing effect of Si and Si1-xGex at high doping level
is modeled as follows:
2
⎧⎪
⎫⎪
n
n ⎞
⎛
ΔEg = 1× 10 ⎨ln
+
ln
+
0.5
⎬
⎜
⎟
−3
⎝ 9 × 10 −3 ⎠
⎪⎩ 9 × 10
⎪⎭
17

(5.3)

The simulated energy bandgap for Si (dash lines) and Si0.8Ge0.2 (solid lines) as a
function of temperature at different doping concentration were overlaid in figure 35. It
shows that Eg(300K) of moderately doped Si and Si0.8Ge0.2 (two blue curves) equal to
1.12eV and 0.97eV, respectively. The energy bandgap narrowing effect occurs as doping
concentration extends beyond 1018cm-3 in addition to Eg dependence on temperature.
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Figure 35. Simulated energy bandgap Eg of Si (dash lines) and Si0.8Ge0.2 (solid lines) as a function of
temperature at various doping, where bandgap narrows as doping level greater than 1018cm-3

	
  
5.1.2 INTRINSIC CARRIER CONCENTRATION ni (T)
For intrinsic materials, thermal agitation excites electrons into conduction band
leaving equal number of holes in valence band, where ni=n=p. For non-degenerate
semiconductor at moderate temperature, the product of majority and minority carrier
concentration is fixed to be the square of intrinsic carrier concentration, which is best
known as the mass-action law as:
⎛ −Eg ⎞
ni = np = N C NV exp ⎜
⎝ 2k BT ⎟⎠

(5.4)

For heavily doped material, the effective intrinsic carrier concentration is calculated
taking the bandgap narrowing effect (ΔEg) into account:

⎛ ΔEg ⎞
nie2 = ni2 exp ⎜
⎝ k BT ⎟⎠
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(5.5)

In figure 36, the simulated (dash lines) and reported (solid lines) intrinsic carrier
concentration (ni) versus 1000/T for Si and Si1-xGex alloys is superimposed. At 300K,
ni(Si) =1.08×1010 cm-3 and ni(Si0.8Ge0.2) ≈ 6.8×1010 cm-3. Good agreements were obtained
between simulated and reported data [28].

Figure 36. Temperature dependence of ni(T) for bulk Si and Si1-xGex alloy versus 1000/T. The reported data
(solid lines) of Si and Si0.6Ge0.4 were taken from [28]

In the intrinsic temperature region, where temperature is high enough such that
intrinsic carrier concentration (ni) outweighs the net impurity concentration (ni (T)>>|NA ND|), the concentration of both electron and hole is governed by ni (T) instead of doping
concentration, and is given as:

n = p = ni (T )
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(5.6)

At extrinsic temperature range such that temperature is low enough to assure that
ni(T)<<|NA - ND| but high enough to exceed the carrier freeze-out range, the neutrality
condition under complete ionization assumption is expressed as:
For a p-type semiconductor where NA> ND:
p p0 = ( N A − N D ) + n p0 ≈ N A

n p0 =

ni2
n2
≈ i
p p0 N A

(5.7)

(5.8)

For a n-type semiconductor where ND > NA:

nn0 = ( N D − N A ) + pn0 ≈ N D

pn0 =

ni2
n2
≈ i
nn0 N D

(5.9)

(5.10)

As we can observe from figure 36, ni has an increase of approximately seven orders
of magnitude as temperature increases from 300K to 900K, which in turn has a
significant impact on carrier concentration and σ as well. While the effective density of
states (NC, NV) and Eg are functions of temperature, ni is much more sensitivity due to the
Boltzmann term resulting in an exponential relationship with 1/T.
In semiconductors under extrinsic conditions, the free carrier concentration is not
dominated by the temperature; rather it is controlled by the electrically active doping
concentration. A temperature gradient does not change the majority concentration unless
the intrinsic carrier concentration approaches the doping concentration. Assuming that
the temperature remains below this level, a carrier concentration gradient is not
established and therefore carrier diffusion is not significant.
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A temperature change across a semiconductor slab (hot/cold side) will however create
a difference in the energy of associated carriers, and establish a thermal voltage across
the sample. Carriers will travel from the hot side to the cold side in order to move toward
a state of thermal equilibrium, as illustrated in figure 37. Considering a p-type
semiconductor; there is a drift current of hole carriers across the device with a continuous
supply of hole carriers provided by the thermal energy and vice verse for a n-type
material. The situation presents a “built-in” voltage that depends upon the temperature
difference and the semiconductor type and doping concentration.

Figure 37. In semiconductors under extrinsic conditions, a temperature change across a semiconductor slab
(hot/cold side) will however create a difference in the energy of associated carriers, and establish a thermal
voltage across the sample. Carriers will travel from the hot side to the cold side in order to move toward a
state of thermal equilibrium

This “built-in” voltage is analogous to a pn junction built-in voltage, which is an
established potential difference that cannot be directly measured using a voltmeter.
However, Silvaco ATLAS can provide a theoretical probe to monitor the potential
difference between the hot side (source) and the cold side (drain). This potential
difference is the superposition of the thermal voltage and the voltage appearing at the
drain terminal in response to the ability to source current through an attached load
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resistance. The load resistance can vary from zero (short circuit condition) to infinity
(open circuit condition). Under a short circuit condition, the external applied source-drain
voltage is zero. An external voltage that works against the thermal voltage is not
established, and the net current is maximized as well as the built-in potential difference
across the slab. Under an open circuit condition, the external applied (or established)
drain-source voltage cancels the thermal voltage, resulting in a net current of zero. This
open-circuit voltage (VOC) is referred to as the Seebeck voltage, which is the maximum
voltage presented to drive an external load. As the external load resistance changes from
zero to a high value, the external voltage changes from zero to a maximum VOC. Figure
38 illustrates p-type semiconductor slab is attached with load resistance (RL) and the
valence band energy (EV) change as a function of RL from zero (short circuit condition) to
infinity (open circuit condition). The Seebeck voltage is this open-circuit voltage, which
is consistent with the extraction method discussed in chapter 3.

Figure 38. p-type semiconductor slab is attached with load resistance (RL) and the valence band energy (EV)
change as a function of RL from zero (short circuit condition) to infinity (open circuit condition).
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5.1.3 CARRIER MOBILITY µ (T)
The ARORA model for doping and temperature dependent mobility in ATLAS was
implemented, which for electrons and holes has the form of:

⎛ T ⎞
µ n = µ1n ⎜
⎝ 300 ⎟⎠

αn

⎛ T ⎞
µ p = µ1 p ⎜
⎝ 300 ⎟⎠

+
1+

⎛ T ⎞
µ2n ⎜
⎝ 300 ⎟⎠
N

βn

(5.11)

⎛ T ⎞
N CRITn ⎜
⎝ 300 ⎟⎠

αp

+
1+

⎛ T ⎞
µ2 p ⎜
⎝ 300 ⎟⎠
N

γn

βp

⎛ T ⎞
N CRITp ⎜
⎝ 300 ⎟⎠

γp

(5.12)

where N is the total local dopant concentration, and µ1, µ2, α, β, γ, NCRIT are user
specifiable parameters; the default values of them were used and can be found in ALTAS
users manual [15]. These default ARORA parameters are only valid for Si; however, no
specific mobility model parameters exist for SiGe. Therefore, the mobility of lightly
doped Si1-xGex alloy at 300K was extracted from figure 23, and shares the same
temperature and doping concentration dependence model with Si described in equations
(5.11) and (5.12). In general, as temperature and doping concentration increase both
electron and hole mobility decrease, which results in a reduction of σ.
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5.1.4 SEEBECK COEFFICIENT S(T)
In the extrinsic temperature range, a rise in temperature causes the Fermi level (Ef) to
move closer to intrinsic level (Ei) and the energy differences (EC -Ef) or (Ef -EV) enlarges,
which gives rise to the increment of diffusive Seebeck coefficient component Sd (T)
according to equation (3.12) and (3.13). The total Seebeck coefficient is dominated by
diffusive Seebeck coefficient Sd (T) component and consequently improves as the
temperature increases. However as temperature increases up to the intrinsic temperature
region, electron concentration equates to hole concentration, both of which are governed
by intrinsic carrier concentration (n=p=ni). Therefore, there is equal amount of opposite
charge diffusing along the thermal gradient. The electron and hole contributions to
thermal current counteract, which result in diminished Seebeck coefficient.
Figure 39 shows the simulated Seebeck coefficient (S) of bulk p- and n-type Si over
the temperature range (from 300K to 900K) over a set of doping concentration (from 1014
to 1020 cm-3). For lightly and moderate doped Si, initially the absolute value of Seebeck
coefficient increases as temperature increase and then starts to decrease when ni(T)
outweighs the doping concentration. For pure (1014 and 1015cm-3) p-type Si, S becomes
even negative at temperature between 500K and 700K. For heavily doped Si (1019 and
1020 cm-3), the absolute Seebeck coefficient increases monotonously as temperature
elevates up to 900K, where ni(900k) still remains orders of magnitude smaller than
doping concentration according to figure 36. Therefore, heavily doped material is less
susceptible to performance degradation at high temperature.
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Figure 39. Simulated S of bulk p- and n-type Si versus temperature (from 300K to 900K) at doping level
from 1014 to 1020 cm-3.

The simulated bulk S of p- and n-type Si0.8Ge0.2 alloy ranging from 300K to 900K
over a set of doping concentration from 1014 to 1020cm-3 were plotted in figure 40.

Figure 40. Simulated (solid curves) and experimental (scattered dots) S of bulk p- and n-type Si0.8Ge0.2
versus temperature ranging from 300K to 900K at doping level from 1014 to 1020 cm-3 [27].
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Experimental S data (scattered dots) of heavily doped Si0.8Ge0.2 at 300K, 600K and
900K from [27] are overlaid with simulated data in figure 40, where a good match
between experimental and simulation results are observed. |S| of both bulk p-and n-type
Si0.8Ge0.2 follow the same trend with temperature at certain doping level, although, with
smaller absolute values than the bulk Si counterparts.
5.2 QW THERMOELECTRICS SIMULATIONS AT ELEVATED TEMPERATURE
Based on the room temperature quantum simulation results from Chapter 4, the
investigation on temperature dependence was continued and the simulation plan for ptype Si/Si0.8Ge0.2/Si was summarized in table 4. QW thickness was maintained at 4nm
thickness and barrier doping ranged from 1018 to 1020 cm-3. Regarding barrier thickness,
both 4nm (dash curves) and 20nm (solid curves) are used and discussed in the
temperature range from 300K to 900K in order to better understand the influence of
barrier thickness at elevated temperature.
	
  
Table 4. Simulations of p-type Si/Si0.8Ge0.2/Si QW as temperature ranging from 300K to
900K.

	
  

	
  

Constant
Variable
QW
QW Barrier Barrier
thickness doping doping thickness
Temperature (K)
tW (nm) (cm-3) (cm-3)
tB (nm)
1018
5×1018
4
1014
4
20 300 350 … 850 900
1019
5×1019
1020
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The total integrated hole concentration cross the entire of p-type Si/Si0.8Ge0.2/Si film
stack ( p ) versus temperature with tW of 4nm and tB of 4nm (dash lines) and 20nm (solid
lines) at different barrier concentration are shown in figure 41. At temperature near 800K,
ni of silicon starts to exceed 1017 cm-3; therefore p of 1018 cm-3 Si barrier concentration
has an increase which is influenced by ni(T).

Figure 41. Total integrated hole concentration cross the entire of p-type Si/Si0.8Ge0.2/Si film stack ( p )
versus temperature with tW of 4nm and tB of 4nm (dash lines) and 20nm (solid lines) at different barrier
concentration of 1018, 5×1018, 1019, 5×1019 and 1020cm-3.

The integrated hole concentration inside the center QW ( p ′ ) of p-type Si/SiGe0.2/Si
versus temperature with tW of 4nm and tB of 4 (dash lines) and 20nm (solid lines) at
different barrier concentration were shown in figure 42. At elevated temperature,

p ′ decreases since that the carriers in quantum well gain extra thermal energy to
overcome the potential barrier reducing quantum confinement. The increment of p ′ of
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1018 cm-3 barrier concentration at temperature greater than 800K was due to the increase
of p in the intrinsic temperature region.

Figure 42. The integrated hole concentration in the center QW ( p ′ ) of p-type Si/ Si0.8Ge0.2/Si versus
temperature with tW of 4nm and tB of 4nm (dash lines) and 20nm (solid lines) at different barrier
concentration of 1018, 5×1018, 1019, 5×1019 and 1020cm-3.

The effective electrical conductivity ( σ ) of the entire p-type Si/Si0.8Ge0.2/Si film
stacks versus temperature with tW of 4nm and tB of 4 and 20nm at different barrier
concentration are plotted in figure 43. The σ decrease stems from the reduced carrier
mobility at elevated temperature.
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Figure 43. The effective electrical conductivity ( σ ) of p-type Si/ Si0.8Ge0.2/Si versus temperature with tW of
4nm and tB of 4 nm (dash lines) and 20nm (solid lines) at different barrier concentration of 1018, 5×1018,
1019, 5×1019 and 1020 cm-3.

Figure 44. The effective Seebeck coefficient ( S ) of p-type Si/Si0.8Ge0.2/Si versus temperature with tW of 4
nm and tB of 4 nm (dash lines) and 20nm (solid lines) at different barrier concentration of 1018, 5×1018, 1019,
5×1019 and 1020 cm-3.
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The effective Seebeck coefficient of the entire film stacks ( S ) versus temperature
with tW of 4 nm and tB of 4 and 20 nm at different barrier concentration are plotted in
figure 44. As expected from previous bulk simulations, as temperature increases from
300K to 900K, S increases monotonously for heavily doped Si/SiGe material (greater
than 1019 cm-3); however, for lightly or moderate doping level (<1019cm-3), S increases
initially and then decrease as temperature continues to elevate.
As shown in figure 45, it was concluded that, for p-type Si/Si0.8Ge0.2/Si QW structure,
4nm well thickness, 20nm barrier thickness with barrier doping concentration of 1020 cm-3
gives rise to the maximum S 2σ over the entire temperature range of 300K to 900K.
Moreover, the 20nm barrier thickness yields higher S 2σ consistently compared to 4 nm
barrier thickness.

Figure 45. The thermal power ( S 2σ ) of p-type Si/Si0.8Ge0.2/Si versus temperature with tW of 4nm and tB of
4nm (dash lines) and 20nm (solid lines) at different barrier concentration of 1018, 5×1018, 1019, 5×1019 and
1020cm-3.
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Additionally, n-type 20nm Si0.8Ge0.2/4nm Si/20nm Si0.8Ge0.2 QW structures with
barrier thickness from 1018 to 1020cm-3 were simulated at temperature range from 300K to
900K. Corresponding electrical conductivity ( σ ), Seebeck coefficient ( S ) and thermal
power ( S 2σ ) are shown in figure 46, 47 and 48, respectively. Similar to p-type 20nm
Si/4nm Si0.8Ge0.2/20nm Si QW structures, σ decrease as temperature increase and barrier
concentration decrease; the absolute value of S increase as temperature increase until
ni(T) exceeds the doping level; and heavily doped barrier had less variation of S 2σ
across 300K to 900K temperature range. The highest overall S 2σ was achieved with
5×1019 and 1020 cm-3 barrier concentration in the temperature region from 300K to 900K.
Figure 48 shows that for a particular temperature range, different values of barrier doping
concentration should be considered.
	
  

Figure 46. σ of n-type Si0.8Ge0.2/Si/Si0.8Ge0.2 versus temperature with tW of 4nm and tB of 4nm (dash lines)
and 20nm (solid lines) at different barrier concentration of 1018, 5×1018, 1019, 5×1019 and 1020cm-3
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Figure 47. S of n-type Si0.8Ge0.2/Si/Si0.8Ge0.2 versus temperature with tW of 4nm and tB of 4nm (dash lines)
and 20 nm (solid lines) at different barrier concentration of 1018, 5×1018, 1019, 5×1019 and 1020 cm-3

Figure 48. The thermal power ( S 2σ ) of n-type Si0.8Ge0.2/Si/Si0.8Ge0.2 versus temperature with tW of 4nm
and tB of 4nm (dash lines) and 20nm (solid lines) at different barrier concentration of 1018, 5×1018, 1019,
5×1019 and 1020cm-3
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TEG for waste heat recovery application usually operates at elevated temperature
with 300-500K temperature differences between cold and hot sides. In this chapter,
temperature dependent material parameters of great importance used in simulations were
discussed, among which ni has the strongest temperature dependence. In the intrinsic
temperature range, the concentration of ni(T) instead of dopant determines the carrier
concentration (ni=n=p) and consequently S(T) also diminishes due to electrons and holes
diffusion current cancellation.
Next, various QW structures at temperature ranging from 300-900K were evaluated
and discussed. It was found that for p-type 20nm Si/4nm Si0.8Ge0.2/20nm Si QW
structure, barrier doping concentration of 1020 cm-3 gives rise to the maximum S 2σ over
the entire temperature range of 300K to 900K. For n-type 20nm Si0.8Ge0.2/4nm Si/20nm
Si0.8Ge0.2 QW structures, the highest overall S 2σ is achieved between 5×1019 and 1020
cm-3 barrier concentration with some crossover in the temperature region from 300K to
900K.
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CHAPTER 6
THERMOELECTRIC DEVICE PERFORMANCE
The discussion this far has examined the QW films as stand-alone structures. TEG
devices consist of a large number of alternate n- and p-type thermoelectric elements,
which are connected electrically in series by conductors and encapsulated by electrically
insulated but high thermally conductive materials, such as ceramic material, as shown in
figure 3 in chapter 1. In this chapter, the equivalent circuit of TEG will be first introduced
followed by the discussion of system requirements from electrical and thermal aspects.
Then, the electrical and thermal parasitic effects from SOI and SiOG substrate will be
characterized using a parallel conductor model.
6.1 EQUIVALENT CIRCUIT AND SYSTEM REQUIREMENTS OF TEG
TEG devices consist of alternating n- and p-type thermoelectric elements, which are
connected electrically in series but thermally in parallel in order to obtain higher power
output and heat flow. As shown in figure 49 (a), for TEG modules made up with N pairs
of alternating p- and n-type thermal pellets with the length of L, the total thickness of QW
layers of tQW, the thickness of SiOG substrate tS, and the width of pellets of w, the total
Seebeck coefficient (ST), serial electrical resistance (RINT) and open-circuit TE voltage
(VOCT) of these N pairs of p- and n-type thermal elements are given as:
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(

)

L
RINT = N ⋅ R p + R n = N ⋅
ρ + ρN
w⋅t P

(

ST = N ⋅ S p + Sn

(

)

)

(6.1)

(6.2)

VOCT = ST ⋅ ΔT = N ⋅VOCP
(6.3)

Figure 49. (a) TEG modules made up with N pairs of alternating p- and n-type thermal pellets with the
length of L, the total thickness of QW layers of tQW, the thickness of SiOG substrate tS, and the width of
′ ) with internal
pellets of w (b) equivalent circuit of N pairs of thermal pellets: power source ( N ⋅VOCP

resistance (RINT) as shown inside the red box, and maximum power is achieved under resistance matched
condition where power source equally divided between internal resistance and load resistance

Assuming negligible thermal resistance at heat sink and ideal ohmic contacts, a TEG
of N pairs of thermal elements can be electrically modeled as a power source ( N ⋅VOCP =
ST ⋅ΔT, where VOCP denote the open-circuit thermal voltage for one pair of p- and n-type
thermal elements) with internal resistance (RINT) as demonstrated inside the red box of
figure 49 (b). When the load resistance equals to the internal TEG resistance (RLoad=
RINT), total thermal voltage ( VOCT ) evenly drops on these resistances and power output
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achieves its maximum. The ideal power generation density ( p′ ) for N pairs of thermal
elements, ignoring the resistance drop of conductors and contact resistance, is given as:
⎛V ⎞
P ′ = ⎜ OCT ⎟
⎝ 2 ⎠

2

1

(

RINT ⋅ w ⋅ tQW

)

(

)

2
N
ΔT 2
= ⋅ S p + S n ⋅
4
L ⋅ ρP + ρ N

(

(6.4)

)

where w.tQW is the cross-section area of current flow. It is observed from equation (6.4)
that power density ( p′ ) is enhanced by increased the pair number of pn thermal pellets
(N) and larger temperature difference between cold and hot sides (ΔT). For quantum
structures with fixed quantum well and barrier thickness and doping in the temperature
range 300-900K, power generation density ( p′ ) can be further improved by optimizing
the TE devices length (L) that also determines the maximum contact resistance (RC)
allowed and the minimum heat transfer coefficient (h) needed to assure that the electrical
and thermal parasitic losses do not dominate the device performance. Usually less than
10% parasitic losses are desired [30], which means that contact resistance (RC) and heat
transfer coefficient (h) need to satisfy the following constrains:

RC < 0.1ρ L

h > 10

κ
L

(6.5)
(6.6)

For fixed well and barrier width, tQW is determined by the number of periods in the
superlattice. Based on simulated structures, for 5×1019 cm-3 barrier doping n-type QW,
with Sn =-310 µV/K, σ n =575 Ω-1/cm, and for 1020 cm-3 p-type QW S p =419 µV/K,
σ p =516Ω-1/cm. Thin film Si thermal conductivity (κ≈20 W m-1K-1) [29] was employed

for QW film stacks. Assuming cold and hot side temperature at 400K and 900K, power
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density, maximum contact resistance (RC) and minimum heat transfer coefficient (h) for
superlattice layers at different device length were calculated and plotted in figure 49 (a)
and (b). It can be observed from figure 50 that power density increases as the device
becomes shorter, however less contact resistance and more efficient heat sink are
demanded. For example, taking a 1cm long device in order to generate 1W/cm2 power
according to criteria in equation (6.5), RC needs to be less than 10-4 Ω-cm2, which is quite
possible; and heat sink needs to have heat transfer coefficient h greater than 3 W/cm2K,
otherwise device performance will be significantly degraded. Practically, the requirement
on the heat sink is the limiting factor of performance [30].
	
  
	
  
	
  

Figure 50. Assuming cold and hot side temperature was at 400K and 900K, the calculated power density,
maximum contact resistance (RC) and minimum heat transfer coefficient (h) using equation (6.4), (6.5) and
(6.6) as a function of device length (L) for 5×1019 cm-3 barrier doping n-type QW with S n =-310µV/K,
-1
σ n =575Ω /cm,

	
  

and for 1020cm-3 p-type QW with S p =419 µV/K, σ p =516Ω-1/cm and κ≈20 W m-1K-1
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6.2 PARASITIC EFFECTS FROM SUBSTRATE
6.2.1 ELECTRICAL PARASITIC EFFECT FROM SUBSTRATE
Under DC voltage, no electrical influence was imposed to QW films by SiOG
substrate, which has zero S and σ; however, in case of superlattice layers grown on SOI
substrate, the total electrical properties are determined by the combination of QW and
underlying substrate, which can be considered as a two parallel conductors. Neglecting
the interface effects, the total electrical properties taking SOI substrate into account can
be modeled as [1]:
	
  
ST′ =

S S σ S tS + SQW σ QW tQW

σ T′ =

Z′ =

(6.7)

σ S tS + σ QW tQW
σ S tS + σ QW tQW

(6.8)

tS + tQW

ST′ 2σ T′
κ eT
′ + κ lT′

(6.9)

where the subscripts T, S, QW correspond to the total, substrate and QW film stacks,
respectively, and t represents thickness.
The implementation of parallel conductor model requires QW films and underlying
substrate to be electrically connected at the edges. Assuming contact metal has negligible
S and σ, to better understand the electrical influence from substrate, ST′ , σ T′ and Z ′ were
calculated using equations (6.7-6.9) for p-type QW films at room temperature with

SQW =419 µV/K, σ QW = 516 Ω-1/cm and κQW ≈ 22 W m-1K-1. SOI substrate has doping
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level ranging from 1014 to 1020 cm-3. The total electrical conductivity of QW layers and
SOI substrate ( σ T′ ) as a function of substrate to QW electrical conductivity ratio
(σS/ σ QW ) at substrate to QW thickness ratio (tS/tQW) ranging from 1 to 104 were plotted in
figure 51. The horizontal top and oblique grey dash lines are σ QW and σS, respectively,
and σ T′ is in between σ QW and σS. It was observed that σ T′ increases as σS increases as
well as tS/tQW decreases and reaches the maximum when σS equals to σ QW .

	
  

Figure 51. The total electrical conductivity of QW layers and SOI substrate (σT) as a function of substrate
to QW electrical conductivity ratio (σS/ σ QW ) at substrate to QW thickness ratio (tS/tQW) ranging from 1 to
104 where The horizontal top and oblique grey dash lines are σQW and σS, respectively, and σT is in between

σ QW and σS.

The total Seebeck coefficient ( ST′ ) of QW layers and SOI substrate as a function of
electrical conductivity ratio of substrate to QW (σS/ σ QW ) at the thickness ratio of
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substrate to QW (tS/tQW) ranging from 1 to 104 was plotted in figure 52. The horizontal
bottom and oblique grey dash lines are SQW and SS, respectively, and ST′ is in between
SQW and SS. As σS/ σ QW increases, ST′ increases first and then decrease approaching to SS;

meanwhile, ST′ has an increase as tS/tQW increases.

	
  

Figure 52. The total Seebeck coefficient ( ST′ ) of QW layers and SOI substrate as a function of electrical
conductivity ratio of substrate to QW (σS/ σ QW ) at the thickness ratio of substrate to QW (tS/tQW) ranging
from 1 to 104

Moreover, the total thermal power ( ST′ 2σ T′ ) of QW layers grown on SOI substrate as a
function of electrical conductivity ratio of substrate to QW (σS/ σ QW ) at the thickness
ratio of substrate to QW (tS/tQW) ranging from 1 to 104 was plotted in figure 53. The
2
σ QW (=91µW⋅cm-1⋅K-2) of QW structure and oblique grey
horizontal top dash line is SQW

dash lines is thermal power of substrate (SS2σS), and the values of ST′ 2σ T′ were shown in
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2
σ QW and SS2σS. The maximum thermal power is obtained at QW films alone
between SQW

or QW films on SiOG structure. The introduction of SOI substrate degrades the device
performance, where higher tS/tQW and lower σS/ σ QW give rise to more electrical loss.

Figure 53. The total thermal power ( ST′ 2σ T′ ) of QW layers grown on SOI substrate as a function of electrical
conductivity ratio of substrate to QW (σS/ σ QW ) at the thickness ratio of substrate to QW (tS/tQW) ranging
from 1 to 104

6.2.2 THERMAL PARASITIC EFFECT FROM SUBSTRATE
Besides electrical parasitic loss, the introduction of substrate also has substantial
thermal influences on overall device performance. Firstly, thermal conductivity of
substrate has a direct impact on the overall ZT. At 300K, bulk Si has higher thermal
conductivity (κSi=146 W⋅m-1⋅K-1) compared to nanostructured Si and Si1-xGex films
(κQW≈22 W⋅m-1⋅K-1), and even higher than glass (κ=1.4 W⋅m-1⋅K-1). QW films and the
underlying substrates are electrically disconnected therefore substrates exert only thermal
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influence to the atop QW films. The same QW film parameters for electrical parasitic
influence ( SQW =419 µV/K, σ QW = 516 Ω-1/cm and κQW ≈ 22 W m-1K-1) are used for ZT
calculation. Instead of conductivity, the electrical resistance for QW films alone and the
total thermal resistance for the combination of QW films and underlying substrates are
calculated to take the geometry of devices into account, and meanwhile assure the nondimensionality of ZT. The total figure of merit ( Z ′T ) of QW alone, QW layers grown on
SiOG and QW layers grown SOI substrate as a function of σS/ σ QW ratio at different
tS/tQW ratio ranging from 1 to 104 was plotted in figure 54. It is observed that QW alone
gives rise to the highest Z ′T ; QW films stack on SOI has the smallest Z ′T value and
decreases linearly as tS/tQW increase: Z ′T ; QW films stack on SiOG has Z ′T value lies in
between. Due to electrical disconnection between QW films stack and substrates, thermal
2
σ QW ) is fixed; therefore, the decreased Z ′T is derived from high total
power ( SQW

thermal conductivity. High thermal conductivity of bulk Si results in dramatically ZT
degradation. Glass has the smallest thermal conductivity, provided that SiOG substrate no
more than ten times thicker than QW films stack, Z ′T remain intact.
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Figure 54. The total figure of merit ( Z ′T ) of QW layers grown on SOI substrate, QW grown on SiOG
substrate and QW films stack alone as a function of tS/tQW ratio

In case of electrical short of QW films stack and substates, not only does κ of
substrates shift the overall ZT substantially, but also the effective cold side temperature of
QW film stack or the thermal voltage of QW films stack will be changed consequently.
Due to the high κ of SOI substrate, the effective cold side temperature of QW layers atop
the substrate is elevated, which consequently reduces temperature differences and
thermal voltage. In contrast, if low thermal conductivity SiOG substrate is employed,
cold side temperature will not be dominated by the substrate. Metal contact at the cold
side spreads out heat and allows good heat sinking to airflow or cooling water.
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CHAPTER 7
CONCLUSION AND EXTENDED WORK
7.1 CONCLUSION OF THIS WORK
Thermoelectrical power generation as an alternative renewable energy generation
method has drawn great attention and intensive research interests due to the advantages
of high sustainability, longer lifetime, solid-state cooling and heating and environmentalfriendly. Despite all the virtues, the relative low efficiency and high manufacturing cost
become the main restriction for further development. Nevertheless, the implement of
low-dimensional (quantum well and quantum wire) thermoelectric system has
experimentally demonstrated the success of achieving high efficiency [33-34].
The objective of this thesis was to design and evaluate high performance Si/SiGe
quantum well structures epitaxial grow on SiOG for automobile waste heat recovery
application. The main motivations behind this research were driven by the following
reasons: (1) Si/SiGe quantum well thermoelectric materials have demonstrated to yield
high ZT at high temperature [11], [31], (2) Si/SiGe films are able to epitaxial grow on
SiOG substrate and (3) the low thermal conductivity of SiOG leads to increased device
efficiency.
Silvaco TCAD device simulator -ATLAS- was implemented to model and simulate
QW thermoelectric device, the outcomes of which provide directions for future TE
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device fabrication. Various device parameters of both n- and p-type QW were
investigated exhaustedly, including quantum well/ barrier thickness, barrier doping
concentration and Ge context, at temperature ranging from 300K to 900K at the purpose
of optimizing the device performance. It was found that 4nm/20nm quantum well/barrier
thickness was a better combination in terms of enhanced quantum confinement and better
film quality. Also heavy barrier doping concentration (≥5×1019cm-3) was preferred which
not only yields to high S2σ at room temperature but also ensures that materials remain in
extrinsic temperature region so that Seebeck coefficient was not degraded at high
temperature. However, there was no conclusive result by using 20% or 40% Ge ratio,
which seems to have less effect on thermoelectric behavior.
TEG can be considered as power source with certain internal resistance. The
equivalent circuit of 2N thermal pellets was presented, which provides direction for
power density optimization. The electrical and thermal contact requirements for TEG
systems as a function of device length were also discussed. Moreover, the electrical and
thermal parasitic effects from SOI and SiOG substrate were discussed and compared. It
was concluded that SOI substrate brings in both electrical and thermal losses to QW
films, and due to the high thermal conductivity of SOI substrate the temperature
differences and Seebeck coefficient of QW decreases significantly. On the other hand, the
low thermal conductivity of SiOG substrate not only is helpful to dissipate heat from QW
films increasing temperature differences and Seebeck coefficient of QW but also
decreases ZT directly.
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7.2 EXTENDED WORK
7.2.1 MODELING OPTIMIZATION NON-IDEAL FACTORS
This thesis work mainly focuses on modeling and simulation based on default models
provided by Silvaco and parameters from Silvaco as well as published results. The
inaccuracy of quantum well parameters mostly originated from uncertainty of mobility in
superlattice layers and strain induced energy band structure. Even though the simulation
results from bulk materials were comparable to experimental counterparts, the accuracy
of QW simulation was uncertain, which needs to be verified and calibrated upon future
fabrication and measurement.
In our simulations, no heat loss from top and bottom surfaces was assumed with
negligible heat sink thermal resistance at the cold side, which rarely hold in practical
applications. Finite thermal resistance needed to be used in future modeling to take the
non-ideal factor into account. For TEG module, the Seebeck coefficient and electrical
resistance of conductors connected n- and p-type thermal pellets were neglected but
actually have finite values, which introduce extra parasitic loss. Additional concern and
optimization are needed to minimize the parasitic loss from metal connections.
7.2.3 TEG MODULE ASSEMBLY USING MICROFABRACTION TECHNIQUE
Conventional TEG modules are assembled using mechanical pick-and-place method
[31]. A novel assembling method is proposed which takes advantage of microfabrication
technology. The major process flows were illustrated in figure 55 and summarized as
follows: (a) epitaxial growth of n- and p-type QW stacks on separate SiOG substrates, (b)
patterning and etching QW layers to define the active regions, (c) depositing oxide for
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passivation and formation of edge contact regions, (d) n- and p-type staggered alignment
and substrate bonding, (e) patterning and etching oxide, (f) depositing and etching away
metal (eg. Mo) to form side metal contacts and slicing glass sheets into individual strips
similar concept as the Sliver ® technology used in solar cell industry [32].
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Figure 55. Process flows for QW TEG module assembling using microfabrication techniques.
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Figure 56. Sketch of one single strip where n- and p-type QW are staggered and connected using package
level bump-bond series connections and the black arrows illustrate the current flow

Figure 56 shows the close-up sketch of one single strip where n- and p-type QW are
staggered and connected using package level bump-bond series connections. If fix one
side of the sliver to heat source and the other side to heat sink, and attach a reasonable
load, the direction of current flow are illustrated as the black arrows in figure 56. Using
external wiring connections, slivers possess the flexibility to assemble into to parallel or
series configurations where the total length of slivers in series determines the output
voltage while the width of slivers in parallel relies on the circuit drive requirement.
This microfabricated system assembly process flow of course is a concept and
detailed process conditions need to be investigated and optimized. But first and foremost,
high efficiency QW film stack requires to be realized before advancing to module
assembly, which is still a long way to go.
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APPENDIX A SILICON/ SILICON GERMANIUM PARAMETERS AT 300K [28]

Parameters (@ 300K)

Silicon

Si1-xGex

Lattice constant (Å)

5.431

5.431+	
  0.2x + 0.027x2

Number of atoms (cm-3 )

5×1022

(5−0.58x)×1022

Density (g/cm3)

2.329

2.329+	
  3.493x−0.499x2

Dielectric constant

11.7

11.7+4.5x

Longitudinal mass ml

0.98

~0.98 for x<0.85

Transversal mass mt

0.19

Heavy hole mhh

0.54

Light hole mlh

0.15

Spin-orbit mso

0.23

Effective electron
mass
(in units of m0)
Effective hole mass
(in units of m0)

1.08-0.55x (x≤0.245)
Energy band gap Eg (eV)

1.12

0.78-0.6(x-0.5)
(0.35<x≤0.5)

Electron affinity χ (eV)

	
  

4.05

4.05-0.05x
~3×1019 (x<0.85)

Effective Density

Conduction band NC

3×1019

of state

Valence band NV

2×1019

92

(cm-3)
Intrinsic carrier concentration ni (cm-3)

1.08×1010

Specific heat ( J/mol/K)

19.6

19.6+2.9x
~0.046+0.084x

Thermal conductivity (W/cm/K)

1.48
(0.2<x<0.85)

Thermal diffusivity (cm2/V)

0.8

Thermal velocity

Electrons νn

2.4×107

2.4×107

(cm/s)

Holes νh

1.65×107

(1.65+0.25) ×107

Electrons µn

1396

1396-4315x (0≤x<0.3)

Holes µh

450

450-865x (0≤x<0.3)

Mobility (cm2/V s)

APPENDIX B ALTAS DEVICE SIMULATION
## Set Variables --------------------------------------------------set Thot = 305
set Tcold = 295
set cycle=11
set XSi=0.02
set XSiGe=0.004
set NSi=5E19
set NSiGe=1E14
## Mesh -----------------------------------------------------------mesh

auto

x.mesh loc=0
x.mesh loc=3

spac=0.05
spac=0.05

## Regions --------------------------------------------------------DBR half.cyc=$cycle mat1=Si mat2=SiGe thick1=$XSi thick2=$XSiGe
n1=10 n2=10 Na1=$NSi Na2=$NSiGe Qwell2=true well2.nx=100 well2.ny=10
x2.comp=0.2 top
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## Electrodes -----------------------------------------------------electrode name=source x.min=0 x.max=0
y.max=0 num=1
electrode name=drain x.min=3 x.max=3
y.max=0 num=2
contact
contact

name=source
name=drain

y.min=-(6*$XSi+5*$XSiGe)
y.min=-(6*$XSi+5*$XSiGe)

neutral
neutral

material material=SiGe tcon.comp hc.comp affinity=4.04 Nc300=1.2e18
Nv300=7e19 Nc.F=-1
material material=silicon
affinity=4.05 EG300=1.12 Nv300=9e20
Nc300=9E17 Nc.F=-1
mobility mu2p.arora=233 material=SiGe
## Models --------------------------------------------------------thermcontact elec.num=1 temp=$Thot
thermcontact elec.num=2 temp=$Tcold
models consrh auger srh.exptemp arora Fermi print lat.temp heat.full
bgn phonondrag schro p.schro
method block newton gummel
output band.temp band.param con.band val.band recomb qfn qfp
e.mobility h.mobility j.drift j.diffusion
log outf=$'Xsi'_$'NSi'Si$'XSiGe'_$'NSiGe'SiGe.log
solve vdrain=0 vstep=0.1 vfinal=0.5 name=drain
extract name="$'Xsi'_$'NSi'Si_$'XSiGe'-----------------------"
extract name="Voc" 1E5*max(vint."drain")
struct outf=$'Xsi'$'NSi'Si_$'XSiGe'SiGe.str
extract init infile="$'Xsi'$'NSi'Si_$'XSiGe'SiGe.str"
extract name="SiGe_1" 2d.area impurity="Hole Conc" x.step=0.01
x.min=0 x.max=3 y.min=-3*($XSi+$XSiGe) y.max=-3*$XSi-2*$XSiGe
extract name="SiGe_HConc" $SiGe_1/3/$XSiGe*1E12
extract name="Total" 2d.area impurity="Hole Conc" x.step=0.01
x.min=0 x.max=3 y.min=-6*$XSi-5*$XSiGe y.max=0
extract name="HoleTotal" $Total/3/(6*$XSi+5*$XSiGe)*1E12
extract name="End-----------------------------------------"
tonyplot
quit
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